{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T21:01:06Z","timestamp":1776978066224,"version":"3.51.4"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62504065"],"award-info":[{"award-number":["62504065"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62464005"],"award-info":[{"award-number":["62464005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004761","name":"Natural Science Foundation of Hainan Province","doi-asserted-by":"publisher","award":["625QN267"],"award-info":[{"award-number":["625QN267"]}],"id":[{"id":"10.13039\/501100004761","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1109\/tcad.2025.3611113","type":"journal-article","created":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T17:31:16Z","timestamp":1758130276000},"page":"2418-2431","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Instruction Fusion for ASIPs: A Low-Cost Approach to Structural Hazard Control"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7241-9703","authenticated-orcid":false,"given":"Xinbing","family":"Zhou","sequence":"first","affiliation":[{"name":"School of Information and Communication Engineering, Hainan University, Haikou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-7861-5034","authenticated-orcid":false,"given":"Tianlang","family":"Liu","sequence":"additional","affiliation":[{"name":"Ultichip Communication Technology, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5494-8887","authenticated-orcid":false,"given":"Tiancheng","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Electronic Engineering, Beijing University of Posts and Telecommunications, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-7852-8069","authenticated-orcid":false,"given":"Yi","family":"Man","sequence":"additional","affiliation":[{"name":"School of Electronic Engineering, Beijing University of Posts and Telecommunications, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-1200-701X","authenticated-orcid":false,"given":"Peng","family":"Hao","sequence":"additional","affiliation":[{"name":"School of Computer Science, Northwestern Polytechnical University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9603-9203","authenticated-orcid":false,"given":"Wei","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Information and Communication Engineering, Hainan University, Haikou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4644-4892","authenticated-orcid":false,"given":"Dake","family":"Liu","sequence":"additional","affiliation":[{"name":"Ultichip Communication Technology, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3112301"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2883292"},{"key":"ref3","volume-title":"Embedded DSP Processor Design: Application Specific Instruction Set Processors","author":"Liu","year":"2008"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/vlsid.2012.85"},{"issue":"4","key":"ref5","first-page":"25","article-title":"Ceva telegraphs 5G intent with XC12","volume-title":"Microprocessor Rep.","volume":"31","author":"David","year":"2017"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/hcs59251.2023.10254715"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2015.7251870"},{"key":"ref8","volume-title":"The Microarchitecture of Intel, AMD, and VIA CPUs: An Optimization Guide for Assembly Programmers and Compiler Makers","author":"Fog","year":"2023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HCS59251.2023.10254716"},{"key":"ref10","volume-title":"Superscalar Processor Design","author":"Yao","year":"2013"},{"key":"ref11","volume-title":"Compilers Principles, Techniques and Tools","author":"Alfred","year":"2007"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/hcs59251.2023.10254712"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815967"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3058632"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446086"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3171051"},{"key":"ref17","volume-title":"Cortex-M0 Technical Reference Manual","author":"Ltd","year":"2010"},{"key":"ref18","volume-title":"Intel 64 and IA-32 Architectures Software Developer\u2019s Manual, Volume 1:, Basic Architecture","author":"Corporation","year":"2023"},{"key":"ref19","article-title":"Dissecting the NVidia Turing T4 GPU via microbenchmarking","author":"Jia","year":"2019","journal-title":"arXiv:1903.07486"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3656378"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MWC.002.2300024"},{"key":"ref22","volume-title":"Ceva XC16 Stays Ahead of 5G Rollout","author":"Demler","year":"2022"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2999572.2999599"},{"key":"ref24","article-title":"Lx2160a is NXP\u2019s biggest multicore","volume-title":"Microprocessor Rep.","author":"Halfhill","year":"2017"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/5GWF52925.2021.00019"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137247"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3400032"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3119292"},{"key":"ref29","volume-title":"NR; Physical Channels Modulation (Release 16)","year":"2020"},{"key":"ref30","first-page":"10","article-title":"1.1 computing\u2019s energy problem (and what we can do about it)","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Horowitz"},{"key":"ref31","volume-title":"The RISC-V Instruction Set Manual, Volume I:, User-Level ISA","author":"Waterman","year":"2017"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00016"},{"key":"ref33","volume-title":"BDTI\u2014Benchmarking DSP and Vision Processing Technologies","author":"Berkeley Design Technol","year":"2023"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2879675"},{"key":"ref35","volume-title":"The Fastest Fourier Transform in the West","year":"2023"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11493579\/11168461.pdf?arnumber=11168461","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T19:59:12Z","timestamp":1776974352000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11168461\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5]]},"references-count":35,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3611113","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,5]]}}}