{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T21:01:46Z","timestamp":1776978106893,"version":"3.51.4"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"CONVOLVE, a project funded by European Union\u2019s Horizon research and innovation programme","award":["101070374"],"award-info":[{"award-number":["101070374"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1109\/tcad.2025.3615505","type":"journal-article","created":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T17:53:33Z","timestamp":1759168413000},"page":"2432-2445","source":"Crossref","is-referenced-by-count":1,"title":["MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference From ISA Extension to Hardware Acceleration"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7184-3740","authenticated-orcid":false,"given":"Giorgos","family":"Armeniakos","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-4508-6384","authenticated-orcid":false,"given":"Alexis","family":"Maras","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3151-2730","authenticated-orcid":false,"given":"Sotirios","family":"Xydis","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6930-6847","authenticated-orcid":false,"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8965067"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071076"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3527156"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116529"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3251863"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774689"},{"key":"ref9","article-title":"SySMOL: A hardware\u2013software co-design framework for ultra-low and fine-grained mixed-precision neural networks","author":"Zhou","year":"2023","journal-title":"arXiv:2311.14114"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3239044"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905008"},{"key":"ref12","first-page":"1","article-title":"Mixed-precision neural networks on RISC-V cores: ISA extensions for multi-pumped soft SIMD operations","volume-title":"Proc. 43rd IEEE\/ACM Int. Conf. Comput.-Aided Design","author":"Armeniakos"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.000-5"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3387902.3394038"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2973355"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3362060"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502364"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3466224"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2023.3346944"},{"key":"ref21","article-title":"CMSIS-NN: Efficient neural network kernels for arm cortex-M CPUs","author":"Lai","year":"2018","journal-title":"arXiv:1801.06601"},{"key":"ref22","volume-title":"Gemmlowp: A Small Self-Contained Low-Precision GEMM Library","author":"Jacob","year":"2022"},{"key":"ref23","volume-title":"X-CUBE-AI\u2014Artificial Intelligence Expansion Package","year":"2023"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3066883"},{"key":"ref25","first-page":"11711","article-title":"MCUNet: Tiny deep learning on IoT devices","volume-title":"Proc. 34th Conf. Neural Inf. Process. Syst.","author":"Lin"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2983648"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2682138"},{"key":"ref28","first-page":"483","article-title":"BARVINN: Arbitrary precision DNN accelerator controlled by a RISC-V CPU","volume-title":"Proc. 28th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"Askarihemmat"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00020"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3716845"},{"key":"ref31","volume-title":"Ibex: Ibex is a Small 32-bit RISC-V CPU Core","year":"2025"},{"key":"ref32","volume-title":"OpenHW Group CORE-V CV32E40P RISC-V IP","year":"2025"},{"key":"ref33","volume-title":"PicoRV32\u2014A Size-Optimized RISC-V CPU","year":"2020"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3039858"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995281"},{"key":"ref36","volume-title":"Verilator: Verilator Open-Source Systemverilog Simulator and Lint System","author":"Snyder","year":"2025"},{"key":"ref37","volume-title":"Riscv-Isa-Sim: Spike, a RISC-V ISA Simulator"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2920335"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3453474"},{"key":"ref40","article-title":"MobileNets: Efficient convolutional neural networks for mobile vision applications","author":"Howard","year":"2017","journal-title":"arXiv:1704.04861"},{"key":"ref41","article-title":"Resnet in resnet: Generalizing residual architectures","author":"Targ","year":"2016","journal-title":"arXiv:1603.08029"},{"key":"ref42","article-title":"Visual wake words dataset","author":"Chowdhery","year":"2019","journal-title":"arXiv:1906.05721"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11493579\/11183841.pdf?arnumber=11183841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T19:59:22Z","timestamp":1776974362000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11183841\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5]]},"references-count":42,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3615505","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,5]]}}}