{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T12:28:57Z","timestamp":1777984137028,"version":"3.51.4"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1109\/tcad.2025.3616073","type":"journal-article","created":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T17:39:18Z","timestamp":1759340358000},"page":"2236-2248","source":"Crossref","is-referenced-by-count":0,"title":["Vendor-Independent Design Space Exploration and Resource Optimization Framework for 3-D Networks-on-Chip Using Hypergraph-Genetic Algorithm Integration"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3601-3642","authenticated-orcid":false,"given":"Ahmed","family":"Al-Alousi","sequence":"first","affiliation":[{"name":"Department of Electronic and Electrical Engineering, College of Engineering, Design and Physical Sciences, Brunel University of London, Uxbridge, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0820-5487","authenticated-orcid":false,"given":"Maozhen","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electronic and Electrical Engineering, College of Engineering, Design and Physical Sciences, Brunel University of London, Uxbridge, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8836-1382","authenticated-orcid":false,"given":"Hongying","family":"Meng","sequence":"additional","affiliation":[{"name":"Department of Electronic and Electrical Engineering, College of Engineering, Design and Physical Sciences, Brunel University of London, Uxbridge, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"688","article-title":"NoC-based architecture exploration for tightly coupled CPU-FPGA SoCs","volume-title":"Proc. 27th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"Bjerregaard"},{"issue":"1","key":"ref2","first-page":"119","article-title":"TSV optimization for 3D NoC design with guaranteed yield and performance","volume":"42","author":"Xu","year":"2023","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"issue":"9","key":"ref3","first-page":"1567","article-title":"Application-specific NoC resource allocation framework","volume":"31","author":"Mistry","year":"2023","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"ref4","first-page":"1","article-title":"Design space exploration for networks on chips","volume":"15","author":"Palesi","year":"2010","journal-title":"ACM Trans. Design Autom. Electron. Syst."},{"issue":"5","key":"ref5","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3611014","article-title":"Hypergraph-based design space exploration for 3D NoC architectures","volume":"21","author":"Luo","year":"2022","journal-title":"ACM Trans. Embedded Comput. Syst."},{"issue":"4","key":"ref6","first-page":"145","article-title":"Design and analysis of 3D NoC architectures","volume":"30","author":"Wang","year":"2022","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"ref7","first-page":"15","article-title":"Through-silicon via planning in modern NoC design","volume":"32","author":"Kunal","year":"2024","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"8","key":"ref8","first-page":"1567","article-title":"Vertical connection optimization in 3D NoCs","volume":"42","author":"Lee","year":"2023","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"issue":"4","key":"ref9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3554727","article-title":"Towards exascale and mega-core chip design: A comprehensive survey","volume":"56","author":"Dong","year":"2023","journal-title":"ACM Comput. Surv."},{"issue":"6","key":"ref10","first-page":"978","article-title":"Genetic algorithm-based optimization for 3D NoC design","volume":"31","author":"Marjani","year":"2023","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref11","article-title":"Multi-objective optimization of network-on-chip architecture based on a multi-population genetic algorithm","volume":"136","author":"Wang","year":"2023","journal-title":"J. Syst. Archit."},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3070634"},{"key":"ref13","article-title":"A survey on thermal-aware resource management techniques for manycore systems","volume":"137","author":"Mishra","year":"2023","journal-title":"J. Syst. Archit."},{"issue":"5","key":"ref14","first-page":"1432","article-title":"Dynamic resource management strategies for 3D NoC systems","volume":"34","author":"Chen","year":"2023","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"7","key":"ref15","first-page":"1556","article-title":"Novel performance metrics for 3D NoC evaluation in AI applications","volume":"34","author":"Khan","year":"2023","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"4","key":"ref16","first-page":"823","article-title":"Hypergraph models for complex NoC architectures","volume":"42","author":"Ashwani","year":"2023","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.10.004"},{"issue":"8","key":"ref18","first-page":"1","article-title":"A survey of network-on-chip design methodologies from application perspective","volume":"54","author":"Patel","year":"2022","journal-title":"ACM Comput. Surveys"},{"issue":"6","key":"ref19","first-page":"1234","article-title":"ROSS: An enhanced platform for NoC performance evaluation","volume":"42","author":"Salvatore","year":"2023","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"issue":"12","key":"ref23","first-page":"2345","article-title":"Power analysis and timing verification in modern NoC designs","volume":"30","author":"Jerger","year":"2022","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref25","article-title":"Resource optimisation of networks on chip for high performance system on chip applications","author":"Al-Alousi","year":"2024"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11493579\/11185147.pdf?arnumber=11185147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T19:59:29Z","timestamp":1776974369000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11185147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5]]},"references-count":27,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3616073","relation":{"has-preprint":[{"id-type":"doi","id":"10.36227\/techrxiv.173198800.09799079\/v1","asserted-by":"object"}]},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,5]]}}}