{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T21:01:20Z","timestamp":1776978080845,"version":"3.51.4"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China Research Projects","doi-asserted-by":"publisher","award":["92473207"],"award-info":[{"award-number":["92473207"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China Research Projects","doi-asserted-by":"publisher","award":["62504054"],"award-info":[{"award-number":["62504054"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China Research Projects","doi-asserted-by":"publisher","award":["92373207"],"award-info":[{"award-number":["92373207"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China Research Projects","doi-asserted-by":"publisher","award":["62474050"],"award-info":[{"award-number":["62474050"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Science and Technology Commission of Shanghai Municipality Project","award":["24JD1400800"],"award-info":[{"award-number":["24JD1400800"]}]},{"DOI":"10.13039\/501100011285","name":"State Key Laboratory of Integrated Chips and Systems","doi-asserted-by":"publisher","award":["24JD1400800"],"award-info":[{"award-number":["24JD1400800"]}],"id":[{"id":"10.13039\/501100011285","id-type":"DOI","asserted-by":"publisher"}]},{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University","award":["SKLICS-Z202404"],"award-info":[{"award-number":["SKLICS-Z202404"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1109\/tcad.2025.3618931","type":"journal-article","created":{"date-parts":[[2025,10,7]],"date-time":"2025-10-07T17:42:47Z","timestamp":1759858967000},"page":"2193-2207","source":"Crossref","is-referenced-by-count":0,"title":["PigMap2: A Physical Information-Guided Technology Mapping Framework"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-5831-2717","authenticated-orcid":false,"given":"Cunqing","family":"Lan","sequence":"first","affiliation":[{"name":"College of Integrated Circuits and Nano-Micro Electronics, State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0874-4518","authenticated-orcid":false,"given":"Hongyang","family":"Pan","sequence":"additional","affiliation":[{"name":"College of Integrated Circuits and Nano-Micro Electronics, State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6669-9702","authenticated-orcid":false,"given":"Zhiang","family":"Wang","sequence":"additional","affiliation":[{"name":"College of Integrated Circuits and Nano-Micro Electronics, State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4053","authenticated-orcid":false,"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"College of Integrated Circuits and Nano-Micro Electronics, State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2164-8175","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"College of Integrated Circuits and Nano-Micro Electronics, State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2698-141X","authenticated-orcid":false,"given":"Keren","family":"Zhu","sequence":"additional","affiliation":[{"name":"College of Integrated Circuits and Nano-Micro Electronics, State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.5120\/ijca2021921053"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890096"},{"key":"ref3","first-page":"1","article-title":"Lesyn: Placement-aware logic resynthesis for non-integer multiple-cell-height designs","volume-title":"Proc. 61st ACM\/IEEE Design Autom. Conf.","author":"Pu"},{"key":"ref4","first-page":"9","article-title":"OpenPhySyn: An open-source physical synthesis optimization toolkit","volume-title":"Proc. Workshop Open-Source EDA Technol. (WOSET)","author":"Agiza"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1994.629759"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.720317"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681558"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643610"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1998.724453"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920342"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3149977"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323774"},{"key":"ref13","first-page":"1","article-title":"Physically aware synthesis revisited: Guiding technology mapping with primitive logic gate placement","volume-title":"Proc. 43rd IEEE\/ACM Int. Conf. Comput.-Aided Design","author":"Pan"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.809646"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382637"},{"key":"ref17","first-page":"189","article-title":"Congestion optimization during technology mapping and logic synthesis","volume-title":"Routing Congestion in VLSI Circuits: Estimation and Optimization","author":"Saxena","year":"2007"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.273753"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055166"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870078"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907067"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968621"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998370"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505421"},{"key":"ref25","first-page":"465","article-title":"Guiding a physical design closure system to produce easier-to-route designs with more predictable timing","volume-title":"Proc. DAC Design Autom. Conf.","author":"Li"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD58817.2023.00057"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-67295-3_4"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968622"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147035"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2089569"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691098"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/asic.1993.410815"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/43.406709"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727128"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275118"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751913"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514940"},{"key":"ref38","volume-title":"Openroad-Flow-Scripts","year":"2024"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref40","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","volume-title":"Proc. IWLS","volume":"6","author":"Mishchenko"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/264995.264996"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382677"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323999"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882119"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317803"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3555804"},{"key":"ref47","first-page":"1105","article-title":"Openroad: Toward a self-driving, open-source digital layout implementation tool chain","volume-title":"Proc. Government Microcircuit Appl. Crit. Technol. Conf.","author":"Ajayi"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364463"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981072"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240843"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref52","volume-title":"EPFL Combinational Benchmark Suite","year":"2024"},{"key":"ref53","volume-title":"IWLS 2005 Benchmarks","author":"Albrecht","year":"2005"},{"key":"ref54","volume-title":"Mockturtle","year":"2024"},{"key":"ref55","first-page":"1","article-title":"Yosys open synthesis suite","volume-title":"Proc. 21st Austrian Workshop Microelectron. (Austrochip)","author":"Wolf"},{"key":"ref56","volume-title":"ABC: System for Sequential Logic Synthesis and Formal Verification","author":"Mishchenko","year":"2024"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11493579\/11195806.pdf?arnumber=11195806","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T19:59:16Z","timestamp":1776974356000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11195806\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5]]},"references-count":57,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3618931","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,5]]}}}