{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,28]],"date-time":"2026-05-28T23:03:15Z","timestamp":1780009395447,"version":"3.53.1"},"reference-count":65,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CSR-2308530"],"award-info":[{"award-number":["CSR-2308530"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000183","name":"Army Research Office","doi-asserted-by":"publisher","award":["ARO-W911NF-24-1-0240"],"award-info":[{"award-number":["ARO-W911NF-24-1-0240"]}],"id":[{"id":"10.13039\/100000183","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Intel CAD SRS Grant"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/tcad.2025.3621893","type":"journal-article","created":{"date-parts":[[2025,10,15]],"date-time":"2025-10-15T17:39:44Z","timestamp":1760549984000},"page":"2840-2855","source":"Crossref","is-referenced-by-count":1,"title":["HeMu: Energy-Efficient DNN Inferencing via Heterogeneous Multichiplet Architectures"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0334-4269","authenticated-orcid":false,"given":"Harsh","family":"Sharma","sequence":"first","affiliation":[{"name":"Washington State University, Pullman, WA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8585-9241","authenticated-orcid":false,"given":"Alish","family":"Kanani","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin–Madison, Madison, WI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3848-5301","authenticated-orcid":false,"given":"Janardhan","family":"Rao Doppa","sequence":"additional","affiliation":[{"name":"Washington State University, Pullman, WA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5045-5535","authenticated-orcid":false,"given":"Umit Y.","family":"Ogras","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin–Madison, Madison, WI, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5930-8531","authenticated-orcid":false,"given":"Partha","family":"Pratim Pande","sequence":"additional","affiliation":[{"name":"Washington State University, Pullman, WA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00068"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454441"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS51828.2021.9458501"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062979"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218505"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-42110-y"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2923745"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3138057"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3327748"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS61541.2024.00012"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830322"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774573"},{"key":"ref20","article-title":"HCiM: ADC-less hybrid analog-digital compute in memory accelerator for deep learning workloads","author":"Negi","year":"2024","journal-title":"arXiv:2403.13577"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3608098"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218539"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197500"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3476999"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473961"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00144"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32696.2021.00169"},{"key":"ref32","first-page":"1","article-title":"Big-little chiplets for in-memory acceleration of DNNs: A scalable heterogeneous architecture","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Krishnan"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3447210"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3013194"},{"key":"ref36","first-page":"1","article-title":"Noise injection adaption: End-to-end ReRAM crossbar non-ideal effect adaption for neural network mapping","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"He"},{"key":"ref37","first-page":"1","article-title":"Hessian-driven unequal protection of DNN parameters for robust inference","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Dash"},{"key":"ref38","article-title":"DNN+NeuroSim V2.0: An end-to-end benchmarking framework for compute-in-memory accelerators for on-chip training","author":"Peng","year":"2020","journal-title":"arXiv:2003.06471"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465880"},{"key":"ref40","first-page":"1","article-title":"A thermal-aware optimization framework for ReRAM-based deep neural network acceleration","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Shin"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824926"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1038\/s44172-023-00074-3"},{"key":"ref43","first-page":"1","article-title":"Hessian-based analysis of large batch training and robustness to adversaries","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Zhewei"},{"key":"ref44","first-page":"1","article-title":"Accelerated stochastic power iteration","volume-title":"Proc. Int. Conf. Artif. Intell. Statist.","author":"Peng"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-85729-652-8_1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2889053"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3358206"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2025.3529249"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3074613"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653749"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3043731"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3765905"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3079166"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2970019"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.00204"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10248006"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3444708"},{"key":"ref59","first-page":"1","article-title":"ReTransformer: ReRAM-based processing-in-memory architecture for transformer acceleration","volume-title":"Proc. 39th Int. Conf. Computer-Aided Design","author":"Yang"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3282046"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref62","first-page":"1","article-title":"GPT3.int8(): 8-bit matrix multiplication for transformers at scale","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Tim"},{"key":"ref63","article-title":"SliM-LLM: Salience-driven mixed-precision quantization for large language models","author":"Huang","year":"2024","journal-title":"arXiv:2405.14917"},{"key":"ref64","article-title":"Progressive mixed-precision decoding for efficient LLM inference","author":"Chen","year":"2024","journal-title":"arXiv:2410.13461"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.61"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/11527413\/11204377-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11527413\/11204377.pdf?arnumber=11204377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,28]],"date-time":"2026-05-28T22:30:19Z","timestamp":1780007419000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11204377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":65,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3621893","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]}}}