{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T20:14:21Z","timestamp":1779394461977,"version":"3.53.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007219","name":"Natural Science Foundation of Shanghai","doi-asserted-by":"publisher","award":["25ZR1402272"],"award-info":[{"award-number":["25ZR1402272"]}],"id":[{"id":"10.13039\/100007219","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62072298"],"award-info":[{"award-number":["62072298"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/tcad.2025.3624677","type":"journal-article","created":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T17:24:50Z","timestamp":1761153890000},"page":"2635-2648","source":"Crossref","is-referenced-by-count":0,"title":["BuffeRS: A Buffer Reservation Scheduling Strategy for Router Bypassing in NoCs and Multichiplet Networks"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6498-908X","authenticated-orcid":false,"given":"Zixuan","family":"Liu","sequence":"first","affiliation":[{"name":"School of Integrated Circuits (School of Information Science and Electronic Engineering), Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-1775-7627","authenticated-orcid":false,"given":"Xiaoma","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits (School of Information Science and Electronic Engineering), Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0022-228X","authenticated-orcid":false,"given":"Yaoyao","family":"Ye","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits (School of Information Science and Electronic Engineering), Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01755-1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070981"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218539"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00066"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3610396.3618088"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NOCARC.2018.8541147"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00074"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3458817.3476140"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446076"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697555"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00064"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.080"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358255"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774617"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00076"},{"key":"ref17","first-page":"141","article-title":"Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip","volume-title":"Proc. Int. Symp. High-Perform. Interconnects","author":"Galles"},{"key":"ref18","first-page":"398","article-title":"Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI","volume-title":"Proc. DAC Design Autom. Conf.","author":"Park"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/71.219761"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/71.473515"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3037310"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.61"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.44"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2018.8512161"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3313231.3352359"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00044"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00063"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-024-06261-z"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3029682"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3058300"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1930037.1930045"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.3390\/app14114838"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3399660"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref37","first-page":"72","article-title":"The parsec benchmark suite: Characterization and architectural implications","volume-title":"Proc. Int. Conf. Parallel Archit. Compilation Techn.","author":"Bienia"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975291"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11527413\/11214421.pdf?arnumber=11214421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T19:43:24Z","timestamp":1779392604000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11214421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":38,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3624677","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]}}}