{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T20:48:53Z","timestamp":1782161333634,"version":"3.54.5"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council (NSTC), Taiwan","doi-asserted-by":"publisher","award":["113-2218-E-002-036-MBK"],"award-info":[{"award-number":["113-2218-E-002-036-MBK"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council (NSTC), Taiwan","doi-asserted-by":"publisher","award":["114-2218-E-002-032-MBK"],"award-info":[{"award-number":["114-2218-E-002-032-MBK"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Novatek Ph.D. Fellowship Program"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1109\/tcad.2025.3631741","type":"journal-article","created":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T18:28:05Z","timestamp":1762885685000},"page":"3086-3099","source":"Crossref","is-referenced-by-count":0,"title":["Energy-Efficient In-Memory Vector Similarity Search With Fidelity-Aware Range Encoding"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0393-3976","authenticated-orcid":false,"given":"Chi-Tse","family":"Huang","sequence":"first","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8983-9835","authenticated-orcid":false,"given":"Hsiang-Yun","family":"Cheng","sequence":"additional","affiliation":[{"name":"Research Center for Information Technology Innovation, Academia Sinica, Taipei, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4731-8633","authenticated-orcid":false,"given":"An-Yeu","family":"Wu","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1842","article-title":"Meta-learning with memory-augmented neural networks","volume-title":"Proc. Int. Conf. Mach. Learn. (ICML)","author":"Santoro"},{"key":"ref2","first-page":"3637","article-title":"Matching networks for one shot learning","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"29","author":"Vinyals"},{"key":"ref3","first-page":"1","article-title":"X-MANN: A crossbar based architecture for memory augmented neural networks","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Ranjan"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00058"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2018.2797690"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715198"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319450"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0321-3"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-022-33629-7"},{"key":"ref10","first-page":"1","article-title":"One-shot learning with memory-augmented neural networks using a 64-kbit, 118 GOPS\/W RRAM-based non-volatile associative memory","volume-title":"Proc. Symp. VLSI Technol.","author":"Li"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3110464"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2952544"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-022-23116-w"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774572"},{"issue":"33","key":"ref15","first-page":"2568","article-title":"One shot learning of simple visual concepts","volume-title":"Proc. Annu. Meeting Cognit. Sci. Soc.","volume":"33","author":"Lake"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197694"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173171"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927219"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2703863"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967059"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/285237.285282"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1090191.1080115"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2007.164"},{"key":"ref24","volume-title":"Laurent Perron and Vincent Furnon","year":"2023"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/948109.948116"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2620728.2620766"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED52811.2021.9502488"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546659"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00034"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11573128\/11240131.pdf?arnumber=11240131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T19:56:14Z","timestamp":1782158174000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240131\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":30,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3631741","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,7]]}}}