{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T20:48:37Z","timestamp":1782161317521,"version":"3.54.5"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Major Key Project of Pengcheng Laboratory","award":["PCL2025AS04"],"award-info":[{"award-number":["PCL2025AS04"]}]},{"name":"Major Key Project of Pengcheng Laboratory","award":["PCL2025AS05"],"award-info":[{"award-number":["PCL2025AS05"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62472403"],"award-info":[{"award-number":["62472403"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSF of Fujian Province","award":["2024J09045"],"award-info":[{"award-number":["2024J09045"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1109\/tcad.2025.3632188","type":"journal-article","created":{"date-parts":[[2025,11,12]],"date-time":"2025-11-12T18:41:47Z","timestamp":1762972907000},"page":"3374-3387","source":"Crossref","is-referenced-by-count":1,"title":["AiEDA: An Open-Source AI-Aided Design Library for Design-to-Vector"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9486-0970","authenticated-orcid":false,"given":"Yihang","family":"Qiu","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zengrong","family":"Huang","sequence":"additional","affiliation":[{"name":"Peng Cheng Laboratory, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-4496-4317","authenticated-orcid":false,"given":"Simin","family":"Tao","sequence":"additional","affiliation":[{"name":"Peng Cheng Laboratory, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongda","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weiguo","family":"Li","sequence":"additional","affiliation":[{"name":"School of Software Engineering, South China University of Technology, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6514-2151","authenticated-orcid":false,"given":"Xinhua","family":"Lai","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rui","family":"Wang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Software Engineering, Shenzhen University, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7185-2804","authenticated-orcid":false,"given":"Weiqiang","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7145-9391","authenticated-orcid":false,"given":"Xingquan","family":"Li","sequence":"additional","affiliation":[{"name":"Peng Cheng Laboratory, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657349"},{"key":"ref2","first-page":"1","article-title":"MAUNet: Multiscale attention U-Net for effective IR drop prediction","volume-title":"Proc. 61st ACM\/IEEE Design Autom. Conf.","author":"Wang"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3405894"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3370110"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3168259"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3383347"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3636461"},{"key":"ref8","first-page":"1","article-title":"Arbitrary-size multi-layer OARSMT RL router trained with combinatorial monte-carlo tree search","volume-title":"Proc. 61st ACM\/IEEE Design Autom. Conf.","author":"Chen"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3377162"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546767"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3626184.3635277"},{"key":"ref12","first-page":"1","article-title":"Building OpenLANE: A 130nm openroad-based tapeout-proven flow","volume-title":"Proc. 39th Int. Conf. Computer-Aided Design","author":"Shalan"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530673"},{"key":"ref14","first-page":"1","article-title":"Toward an open-source digital flow: First learnings from the OpenROAD project","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Ajayi"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473983"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473932"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643541"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323611"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS60656.2024.10538770"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3038248"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-13074-8"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3003843"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218646"},{"key":"ref24","volume-title":"Open Source Chip Project by University (OSCPU)","year":"2025"},{"key":"ref25","volume-title":"OSCC IP Project","year":"2025"},{"key":"ref26","volume-title":"Efabless\/Openlane2-Ci-Designs: Continuous Integration Designs for OpenLane 2.0.0 or Higher","year":"2025"},{"key":"ref27","volume-title":"Ispras\/Hdl-Benchmarks: Collection of Digital Hardware Modules & Projects (Benchmarks)","year":"2025"},{"key":"ref28","volume-title":"CHIPS Alliance","year":"2025"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3287970"},{"key":"ref30","first-page":"1","article-title":"CircuitNet 2.0: An advanced dataset for promoting machine learning innovations in realistic chip design environment","volume-title":"Proc. Int. Conf. Learn. Represent. (ICLR)","author":"Jiang"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3658718"},{"key":"ref32","article-title":"Benchmarking end-to-end performance of AI-based chip placement algorithms","author":"Wang","year":"2024","journal-title":"arXiv:2407.15026"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v35i8.16826"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3178238"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364463"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3769306"},{"key":"ref37","first-page":"127346","article-title":"NeuralSteiner: Learning Steiner tree for overflow-avoiding global routing in chip design","volume-title":"Proc. Adv. Neural Inf. Process. Syst. (NIPS)","author":"Bu"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA62518.2024.10617673"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3735639"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2024.102211"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD63220.2024.00106"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3747292"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD58817.2023.00059"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11573128\/11244094.pdf?arnumber=11244094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T19:55:59Z","timestamp":1782158159000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11244094\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":43,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3632188","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,7]]}}}