{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,27]],"date-time":"2026-08-27T15:16:49Z","timestamp":1787843809094,"version":"build-2784847793"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation","doi-asserted-by":"crossref","award":["62301165"],"award-info":[{"award-number":["62301165"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Science and Technology Planning Project of Guangzhou","award":["2023B01J0007"],"award-info":[{"award-number":["2023B01J0007"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1109\/tcad.2026.3652498","type":"journal-article","created":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T22:01:12Z","timestamp":1768255272000},"page":"4504-4517","source":"Crossref","is-referenced-by-count":2,"title":["An FPGA-Efficient CNN Accelerator by Integrating Value-Based Sparsity and Bit-Level Sparsity for Weight Compression"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-9106-5989","authenticated-orcid":false,"given":"Yuanmiao","family":"Lin","sequence":"first","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kelong","family":"Liang","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4269-1958","authenticated-orcid":false,"given":"Peng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8804-2312","authenticated-orcid":false,"given":"Zijian","family":"Zhang","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9700-4272","authenticated-orcid":false,"given":"Xueming","family":"Li","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongmin","family":"Huang","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1918-3375","authenticated-orcid":false,"given":"Ruidian","family":"Zhan","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2842-6439","authenticated-orcid":false,"given":"Shuting","family":"Cai","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1237-4945","authenticated-orcid":false,"given":"Xianghong","family":"Hu","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2421-7621","authenticated-orcid":false,"given":"Xiaoming","family":"Xiong","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology","place":["Guangzhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2016.2572683"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref4","article-title":"PACT: Parameterized clipping activation for quantized neural networks","author":"Choi","year":"2018","journal-title":"arXiv:1805.06085"},{"key":"ref5","first-page":"7948","article-title":"Post training 4-bit quantization of convolutional networks for rapid-deployment","volume":"32","author":"Banner","year":"2019","journal-title":"Proc. Adv. Neural Inf. Process. Syst. (NeurIPS)"},{"key":"ref6","article-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bit width gradients","author":"Zhou","year":"2016","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3257298"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2025.3565795"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3541582"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3515217"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3347417"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3524356"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3140730"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00049"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3146202"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3324477"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00048"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00062"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2025.103463"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2025.3569589"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3359263"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3060041"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3178474"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TETCI.2024.3510295"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3584657"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3030663"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2025.3545145"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2946771"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012323"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3043870"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830178"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3126625"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783723"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00013"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3150980"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358291"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11664532\/11343818.pdf?arnumber=11343818","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,25]],"date-time":"2026-08-25T05:44:03Z","timestamp":1787636643000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11343818\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":39,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2026.3652498","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,9]]}}}