{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T17:05:57Z","timestamp":1785603957970,"version":"3.56.0"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"MANNHEIM-CeCaS project","award":["16ME0817"],"award-info":[{"award-number":["16ME0817"]}]},{"name":"DI-EDAI Project","award":["16ME0990K"],"award-info":[{"award-number":["16ME0990K"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. Artif. Intel."],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/tcasai.2024.3483118","type":"journal-article","created":{"date-parts":[[2024,10,18]],"date-time":"2024-10-18T17:28:13Z","timestamp":1729272493000},"page":"178-190","source":"Crossref","is-referenced-by-count":7,"title":["Machine-Learning-Based Side-Channel Attack Detection for FPGA SoCs"],"prefix":"10.1109","volume":"1","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0253-4594","authenticated-orcid":false,"given":"Lars","family":"Bauer","sequence":"first","affiliation":[{"name":"Independent Scholar, Karlsruhe, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1566-8997","authenticated-orcid":false,"given":"Hassan","family":"Nassar","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3698-8658","authenticated-orcid":false,"given":"Nadir","family":"Khan","sequence":"additional","affiliation":[{"name":"Forschung Zentrum Informatik (FZI), Karlsruhe, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5082-5487","authenticated-orcid":false,"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9602-2922","authenticated-orcid":false,"given":"J\u00f6rg","family":"Henkel","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2017.2675888"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2015.7301601"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897972"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSPIT47144.2019.9001747"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2872567"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137090"},{"key":"ref7","first-page":"1","article-title":"Power side channel attack analysis and detection","volume-title":"Proc. Int. Conf. Comput. Aided Des. (ICCAD)","author":"Gattu","year":"2020"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2883971"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243802"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134081"},{"key":"ref11","first-page":"53","article-title":"Amplifying side channel leakage by hardware modification of Xilinx Zynq-7 FPGA evaluation boards","volume-title":"Proc. Int. Conf. Emerg. Secur. Inf., Syst. Technol.","author":"Khan","year":"2019"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2013.6732274"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_26"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8080-9_7"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/9781119644682.ch18"},{"key":"ref16","volume-title":"Anti-Tamper Capabilities in FPGA Designs","year":"2008"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3005883"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2023.3266630"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_4"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637613"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247844"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_1"},{"key":"ref23","first-page":"1","article-title":"Electromagnetic side-channel attack against 28-nm FPGA device","author":"Hori","year":"2012","journal-title":"Proc. Int. Workshop Inf. Secur. Appl. (WISA)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3338508.3359571"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465784"},{"key":"ref26","article-title":"UltraScale Architecture System Monitor User Guide (UG580)","year":"2021"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/71.80120"},{"key":"ref28","volume-title":"Developing Tamper-Resistant Designs with UltraScale and UltraScale+ FPGAs Application Note (XAPP1098 v1.4)","author":"Peterson","year":"2021"},{"key":"ref29","first-page":"1","article-title":"PAPP: Prefetcher-aware prime and probe side-channel attack","volume-title":"Proc. Des. Automat. Conf. (DAC)","author":"Wang","year":"2019"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656092"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380413"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8617994"},{"key":"ref33","first-page":"1","article-title":"Work-in-progress: Sequence-crafter: Side-channel entropy minimization to thwart timing-based side-channel attacks","volume-title":"Proc. Int. Conf. Compilers, Architect. Synthesis Embedded Syst. (CASES)","author":"Dhavlle","year":"2019"},{"key":"ref34","article-title":"Zynq UltraScale+ MPSoC Embedded Design Methodology Guide"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260985"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_1"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247786"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342043"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342207"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48059-5_15"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2015.7324539"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/URSIGASS.2014.6929512"},{"key":"ref43","volume-title":"Logic Based Artificial Intelligence","volume":"597","author":"Minker","year":"2012"},{"issue":"90","key":"ref44","first-page":"3133","article-title":"Do we need hundreds of classifiers to solve real world classification problems?","volume":"15","author":"Fern\u00e1ndez-Delgado","year":"2014","journal-title":"J. Mach. Learn. Res."},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1698759.1698764"},{"key":"ref47","first-page":"1","article-title":"Benchmarking method and designs targeting logic synthesis for FPGAs","author":"Pistorius","year":"2007","journal-title":"Proc. Int. Workshop Log. Synthesis (IWLS)"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-29078-2_8"}],"container-title":["IEEE Transactions on Circuits and Systems for Artificial Intelligence"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10495160\/10768861\/10723110.pdf?arnumber=10723110","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T19:32:09Z","timestamp":1732735929000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10723110\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":48,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcasai.2024.3483118","relation":{},"ISSN":["2996-6647"],"issn-type":[{"value":"2996-6647","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}