{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T14:58:17Z","timestamp":1781621897916,"version":"3.54.5"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Center for the CoDesign of Cognitive Systems (COCOSYS), by the DARPA sponsored JUMP center of Semiconductor Research Corporation (SRC), SRC AIHW"},{"name":"National Science Foundation"},{"name":"Intel and Department of Energy"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. Artif. Intel."],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/tcasai.2024.3495587","type":"journal-article","created":{"date-parts":[[2024,11,11]],"date-time":"2024-11-11T18:39:02Z","timestamp":1731350342000},"page":"191-203","source":"Crossref","is-referenced-by-count":8,"title":["Algorithm Hardware Co-Design for ADC-Less Compute In-Memory Accelerator"],"prefix":"10.1109","volume":"1","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7413-9636","authenticated-orcid":false,"given":"Shubham","family":"Negi","sequence":"first","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-0042-2413","authenticated-orcid":false,"given":"Utkarsh","family":"Saxena","sequence":"additional","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8244-7919","authenticated-orcid":false,"given":"Deepika","family":"Sharma","sequence":"additional","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9487-8177","authenticated-orcid":false,"given":"Jeffry","family":"Victor","sequence":"additional","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-4486-6653","authenticated-orcid":false,"given":"Imtiaz","family":"Ahmed","sequence":"additional","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5609-9722","authenticated-orcid":false,"given":"Sumeet Kumar","family":"Gupta","sequence":"additional","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0735-9695","authenticated-orcid":false,"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Artificial intelligence index report 2023","author":"Maslej","year":"2023"},{"key":"ref2","article-title":"Machine learning model sizes and the parameter gap","author":"Villalobos","year":"2022"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/977091.977115"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3025863"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218505"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3010795"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2021.3093354"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121243"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365984"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465935"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181020"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218657"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643502"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3528104"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774573"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED58423.2023.10244291"},{"key":"ref21","article-title":"HCiM: ADC-less hybrid analog-digital compute in memory accelerator for deep learning workloads","author":"Negi","year":"2024"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218688"},{"key":"ref24","first-page":"372","article-title":"Mixed precision quantization for ReRAM-based DNN inference accelerators","volume-title":"Proc. 26th Asia South Pacific Des. Automat. Conf.","author":"Huang","year":"2021"},{"key":"ref25","article-title":"Neural network-hardware co-design for scalable RRAM-based BNN accelerators","author":"Kim","year":"2018"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474056"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365958"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3319962"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3343669"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3658773"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3567860"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3233396"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3273238"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454489"},{"key":"ref35","article-title":"Learned step size quantization","author":"Esser","year":"2019"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589062"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2021.3092727"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-023-02181-9"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1862891.1862892"},{"key":"ref40","article-title":"32 nm lithography process","year":"2024"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090400"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2012.6243802"},{"key":"ref43","first-page":"1","article-title":"26.5 a 5.5mW 6b 5GS\/S 4$\\times$-lnterleaved 3b\/cycle SAR ADC in 65nm CMOS","volume-title":"Proc. IEEE ISSCC Dig. Tech. Papers","author":"Chan","year":"2015"},{"key":"ref44","first-page":"268","article-title":"A 7.5-GS\/s 3.8-ENOB 52-mw flash ADC with clock duty cycle control in 65nm CMOS","volume-title":"Proc. Symp. VLSIC","author":"Chung","year":"2009"},{"key":"ref45","article-title":"ADC Performance Survey 1997\u20132023","author":"Murmann","year":"2023"},{"issue":"0167\u20139260","key":"ref46","first-page":"74","article-title":"Scaling equations for the accurate prediction of CMOS device performance from 180 nm to 7 nm","volume-title":"Integration","volume":"58","author":"Stillmaker","year":"2017"}],"container-title":["IEEE Transactions on Circuits and Systems for Artificial Intelligence"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10495160\/10768861\/10750360.pdf?arnumber=10750360","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T19:31:43Z","timestamp":1732735903000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10750360\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":46,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcasai.2024.3495587","relation":{},"ISSN":["2996-6647"],"issn-type":[{"value":"2996-6647","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}