{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T18:38:31Z","timestamp":1765305511189,"version":"3.46.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. Artif. Intel."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tcasai.2024.3520011","type":"journal-article","created":{"date-parts":[[2024,12,18]],"date-time":"2024-12-18T14:28:04Z","timestamp":1734532084000},"page":"51-63","source":"Crossref","is-referenced-by-count":3,"title":["Analog Spike-Based Multihead Attention With Memristor Crossbar Arrays for Text Classification"],"prefix":"10.1109","volume":"2","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-9460-5603","authenticated-orcid":false,"given":"Vyshnav P","family":"Dinesh","sequence":"first","affiliation":[{"name":"AI Chip Centre, Digital University Kerala, Trivandrum, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1086-1870","authenticated-orcid":false,"given":"Aswani","family":"Radhakrishnan","sequence":"additional","affiliation":[{"name":"AI Chip Centre, Digital University Kerala, Trivandrum, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5655-1213","authenticated-orcid":false,"given":"Alex","family":"James","sequence":"additional","affiliation":[{"name":"AI Chip Centre, Digital University Kerala, Trivandrum, India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICETAS.2018.8629198"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s10844-019-00547-y"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEICT53079.2022.9768465"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473893"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2946594"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"article-title":"Using llm such as chatgpt for designing and implementing a risc processor: Execution, challenges and limitations","year":"2024","author":"Hossain","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691856"},{"article-title":"Scalable matmul-free language modeling","year":"2024","author":"Zhu","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474043"},{"article-title":"Hardware implementation of spiking neural networks using time-to-first-spike encoding","year":"2020","author":"Oh","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351295"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1201\/9781003388517-3"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3268173"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tcasai.2024.3520011"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3136355"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3337777"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TITS.2020.3018259"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3299509"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3216752"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3265710"}],"container-title":["IEEE Transactions on Circuits and Systems for Artificial Intelligence"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10495160\/10924433\/10806623.pdf?arnumber=10806623","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T18:32:11Z","timestamp":1765305131000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10806623\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":22,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcasai.2024.3520011","relation":{},"ISSN":["2996-6647"],"issn-type":[{"type":"electronic","value":"2996-6647"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}