{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T16:25:24Z","timestamp":1694622324606},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Consumer Electron."],"published-print":{"date-parts":[[2003,11]]},"DOI":"10.1109\/tce.2003.1261239","type":"journal-article","created":{"date-parts":[[2004,2,24]],"date-time":"2004-02-24T16:01:05Z","timestamp":1077638465000},"page":"1348-1353","source":"Crossref","is-referenced-by-count":11,"title":["High performance memory mode control for HDTV decoders"],"prefix":"10.1109","volume":"49","author":[{"family":"Seong-Il Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yongseok Yi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"In-Cheol Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.280704"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.280691"},{"key":"ref12","first-page":"186","article-title":"High-level synthesis with synchronous and RAMBUS DRAMs","author":"asheesh","year":"1998","journal-title":"Proc Workshop on Synthesis and System Integration of Mixed Technologies"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/76.964782"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383183"},{"key":"ref15","first-page":"1-","author":"hennessy","year":"1996","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253661"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/30.713159"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.989922"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/30.793635"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/30.793631"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.521587"},{"key":"ref7","first-page":"559","article-title":"Multi-thread VLIW processor architecture for HDTV decoding","author":"kim","year":"2000","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/101.968912"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1999.822302"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1999.758315"}],"container-title":["IEEE Transactions on Consumer Electronics"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/30\/28185\/01261239.pdf?arnumber=1261239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:42:05Z","timestamp":1638200525000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1261239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,11]]},"references-count":16,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2003,11]]}},"URL":"https:\/\/doi.org\/10.1109\/tce.2003.1261239","relation":{},"ISSN":["0098-3063"],"issn-type":[{"value":"0098-3063","type":"print"}],"subject":[],"published":{"date-parts":[[2003,11]]}}}