{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:14:43Z","timestamp":1694625283062},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2005,11,1]],"date-time":"2005-11-01T00:00:00Z","timestamp":1130803200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Consumer Electron."],"published-print":{"date-parts":[[2005,11]]},"DOI":"10.1109\/tce.2005.1561842","type":"journal-article","created":{"date-parts":[[2005,12,22]],"date-time":"2005-12-22T17:51:48Z","timestamp":1135273908000},"page":"1182-1187","source":"Crossref","is-referenced-by-count":0,"title":["An innovative free memory design for network processors in home network gateway"],"prefix":"10.1109","volume":"51","author":[{"family":"Shuguang Gong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Huawei Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiaowei Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/49.594848"},{"key":"ref11","first-page":"16","article-title":"A protocol processing architecture backing TCP\/IP-based security applications in high speed networks","author":"doumenis","year":"2000","journal-title":"Interworking Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2001.937019"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253838"},{"key":"ref4","first-page":"80","article-title":"System-level performance optimization of the data queueing memory management in high-speed network processors","author":"ykmanat","year":"2002","journal-title":"Proc 39th Conf on Design Automation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1121064"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/65.642356"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/321250.321255"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0140-3664(96)01055-9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1218800"},{"key":"ref2","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859653"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"638","DOI":"10.1109\/INFCOM.1996.493359","article-title":"Hardware-efficient Fair Queueing Architectures for High-speed Networks","author":"rexford","year":"1996","journal-title":"Proc 15th Annual Joint Conf of the IEEE Computer and Communications Societies (INFOCOM'96)"}],"container-title":["IEEE Transactions on Consumer Electronics"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/30\/33160\/01561842.pdf?arnumber=1561842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:42:15Z","timestamp":1638218535000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1561842\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,11]]},"references-count":13,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2005,11]]}},"URL":"https:\/\/doi.org\/10.1109\/tce.2005.1561842","relation":{},"ISSN":["0098-3063"],"issn-type":[{"value":"0098-3063","type":"print"}],"subject":[],"published":{"date-parts":[[2005,11]]}}}