{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:57:30Z","timestamp":1761580650344},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2008,11,1]],"date-time":"2008-11-01T00:00:00Z","timestamp":1225497600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Consumer Electron."],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/tce.2008.4711210","type":"journal-article","created":{"date-parts":[[2008,12,17]],"date-time":"2008-12-17T20:10:28Z","timestamp":1229544628000},"page":"1617-1622","source":"Crossref","is-referenced-by-count":16,"title":["Low-cost reconfigurable VLSI architecture for fast fourier transform"],"prefix":"10.1109","volume":"54","author":[{"given":"Hao","family":"Xiao","sequence":"first","affiliation":[]},{"given":"An","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Yun","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852007"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822776"},{"key":"ref10","author":"oppenheim","year":"1999","journal-title":"Discrete-Time Signal Processing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.364445"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/78.600005"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888764"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2007.381685"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835815"},{"key":"ref2","first-page":"804","article-title":"Designing pipeline FFT processor for OFDM (de)modulation","volume":"2","author":"he","year":"1999","journal-title":"Circuits and Systems 1999 42nd Midwest Symposium on"},{"key":"ref9","first-page":"804","article-title":"A pipelined shared-memory architecture for FFT processors","volume":"2","author":"jia","year":"1999","journal-title":"Circuits and Systems 1999 42nd Midwest Symposium on"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"}],"container-title":["IEEE Transactions on Consumer Electronics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/30\/4711185\/04711210.pdf?arnumber=4711210","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:01:22Z","timestamp":1642003282000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4711210\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":11,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tce.2008.4711210","relation":{},"ISSN":["0098-3063","1558-4127"],"issn-type":[{"value":"0098-3063","type":"print"},{"value":"1558-4127","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,11]]}}}