{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,2,21]],"date-time":"2023-02-21T03:55:16Z","timestamp":1676951716540},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Consumer Electron."],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/tce.2011.5955224","type":"journal-article","created":{"date-parts":[[2011,7,27]],"date-time":"2011-07-27T13:33:57Z","timestamp":1311773637000},"page":"794-801","source":"Crossref","is-referenced-by-count":8,"title":["A high performance hardware architecture for multi-frame hierarchical motion estimation"],"prefix":"10.1109","volume":"57","author":[{"given":"Huong","family":"Ho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Klepko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam","family":"Ninh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Demin","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118085"},{"key":"ref11","first-page":"226","article-title":"Hybrid architecture of full-search block matching motion estimation circuit for MPEG-4 encoder","volume":"1","author":"shim","year":"2008","journal-title":"Int SoC Design Conf ISOCC'08"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2009.2017416"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2009.5174473"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2010.2058476"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377854"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TBC.2010.2043896"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/el:20070149"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TCAD.2009.2013541","article-title":"Combining data reuse with data-level parallelization for FPGA targeted hardware compilation: a geometric programming framework","volume":"28","author":"liu","year":"2009","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref19","first-page":"251","article-title":"An intelligent multi-port memory","author":"zuo","year":"2008","journal-title":"Proc of the International Symposium on Intelligent Information Technology Application Workshops IITAW'08"},{"key":"ref4","first-page":"46","article-title":"Implementation of a optimized systolic array architecture for FSBMA using FPGA for real-time applications","volume":"8","author":"azad","year":"2008","journal-title":"IJCSNS International Journal of Computer Science and Network Security"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/893897"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2008.918273"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-007-0070-9"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1385","DOI":"10.1109\/TVLSI.2008.2000526","article-title":"Efficient hierarchical motion estimation algorithm and its VLSI architecture","volume":"16","author":"wu","year":"2008","journal-title":"IEEE Trans Very Large Scale Integration (VLSI) Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/76.981846"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2006.869970"},{"key":"ref1","first-page":"632","article-title":"Avoiding unnecessary frame memory access and multi-frame motion estimation computation in H.264\/AVC","author":"lin","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst ISCAS"},{"key":"ref9","first-page":"68","article-title":"New VLSI architecture for motion estimation algorithm","author":"reddy","year":"2007","journal-title":"World Academy of Science Engineering and Technology"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649572"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-4962-2"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TBC.2010.2043895"}],"container-title":["IEEE Transactions on Consumer Electronics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/30\/5955152\/05955224.pdf?arnumber=5955224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:01:47Z","timestamp":1642003307000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5955224\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":23,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tce.2011.5955224","relation":{},"ISSN":["0098-3063"],"issn-type":[{"value":"0098-3063","type":"print"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}