{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T18:28:13Z","timestamp":1773772093480,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Consumer Electron."],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tce.2014.6937333","type":"journal-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T19:29:02Z","timestamp":1415820542000},"page":"476-484","source":"Crossref","is-referenced-by-count":25,"title":["FPGA implementation of a full HD real-time HEVC main profile decoder"],"prefix":"10.1109","volume":"60","author":[{"given":"Denis","family":"Engelhardt","sequence":"first","affiliation":[{"name":"Fraunhofer Institute for Telecommunications, Heinrich-Hertz-Institute, Image Processing Department, Einsteinufer 37, 10587 Berlin, Germany"}]},{"given":"Jan","family":"Moller","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Telecommunications, Heinrich-Hertz-Institute, Image Processing Department, Einsteinufer 37, 10587 Berlin, Germany"}]},{"given":"Jan","family":"Hahlbeck","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Telecommunications, Heinrich-Hertz-Institute, Image Processing Department, Einsteinufer 37, 10587 Berlin, Germany"}]},{"given":"Benno","family":"Stabernack","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Telecommunications, Heinrich-Hertz-Institute, Image Processing Department, Einsteinufer 37, 10587 Berlin, Germany"}]}],"member":"263","reference":[{"key":"ref10","first-page":"305","article-title":"A 446.6K-gates 0. 55–1.2V H.265\/HEVC decoder for next generation video applications","author":"tsai","year":"2013","journal-title":"Proc IEEE Asian Solid-State Circuits Conference"},{"key":"ref11","first-page":"1","article-title":"A high performance and low energy intra prediction hardware for HEVC video decoding","author":"kalali","year":"2012","journal-title":"Proc Conference on Design and Architectures for Signal and Image Processing"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572019"},{"key":"ref13","first-page":"54","article-title":"High throughput VLSI architecture supporting HEVC loop filter for ultra HDTV","author":"mihir","year":"2013","journal-title":"Proc of International IEEE Conference on Consumer Electronics"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223053"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221526"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1145","DOI":"10.1049\/el.2013.1811","article-title":"High-throughput CABAC codecarchitecture for HEVC","volume":"49","author":"choi","year":"0","journal-title":"Electron Lett"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288083"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2013.6626260"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223052"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2007.4429248"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MMSP.2011.6093806"},{"key":"ref6","first-page":"1","article-title":"Implementation of HEVC decoder on x86 processors with SIMD optimization","author":"leju","year":"2012","journal-title":"Proc IEEE Conference on Visual Communications and Image Processing"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1697","DOI":"10.1109\/TCSVT.2012.2223011","article-title":"Block partitioning structure in the HEVC standard","volume":"22","author":"il-koo","year":"2012","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2013.6531122"},{"key":"ref7","first-page":"247","article-title":"Parallel HEVC decoding on multi-and many-core architectures - A power and performance analysis","volume":"71","author":"ching","year":"2012","journal-title":"Journal Signal Proc Syst Springer US"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"ref1","article-title":"High efficiency video coding (HEVC) text specification draft 10","author":"bross","year":"2013","journal-title":"Joint Collaborative Team on Video Coding"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487682"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746248"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1997.626344"}],"container-title":["IEEE Transactions on Consumer Electronics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/30\/6937305\/06937333.pdf?arnumber=6937333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:02:05Z","timestamp":1642003325000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6937333\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":21,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tce.2014.6937333","relation":{},"ISSN":["0098-3063","1558-4127"],"issn-type":[{"value":"0098-3063","type":"print"},{"value":"1558-4127","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}