{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T08:16:26Z","timestamp":1761293786050,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000923","name":"Australian Research Council","doi-asserted-by":"publisher","award":["DP160104566"],"award-info":[{"award-number":["DP160104566"]}],"id":[{"id":"10.13039\/501100000923","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000923","name":"Australian Research Council","doi-asserted-by":"publisher","award":["LP160100708"],"award-info":[{"award-number":["LP160100708"]}],"id":[{"id":"10.13039\/501100000923","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Australian Government Research Training Program Scholarship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Commun."],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tcomm.2018.2863371","type":"journal-article","created":{"date-parts":[[2018,8,6]],"date-time":"2018-08-06T22:15:02Z","timestamp":1533593702000},"page":"5861-5875","source":"Crossref","is-referenced-by-count":14,"title":["Terminated Staircase Codes for NAND Flash Memories"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6885-4334","authenticated-orcid":false,"given":"Min","family":"Qiu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8393-7189","authenticated-orcid":false,"given":"Lei","family":"Yang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5086-3427","authenticated-orcid":false,"given":"Yixuan","family":"Xie","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5794-493X","authenticated-orcid":false,"given":"Jinhong","family":"Yuan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Inside Solid State Drives (SSDs)","year":"2012","author":"micheloni","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1214\/13-AOS1131"},{"key":"ref33","article-title":"Understanding error correction mandates for flash memory","author":"camp","year":"2013","journal-title":"Proc Flash Memory Summit"},{"key":"ref32","first-page":"1","article-title":"Improved decoding and error floor analysis of staircase codes","author":"holzbaur","year":"2017","journal-title":"Proc WCC"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/GlobalSIP.2016.7905932"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2018.2816073"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/S0012-365X(01)00472-1"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1142\/9407"},{"key":"ref35","first-page":"1","article-title":"Feed-forward staircase codes","author":"zhang","year":"2017","journal-title":"Proc ITG SCC"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LWC.2015.2507573"},{"key":"ref10","first-page":"94","article-title":"Error correction for multi-level NAND flash memory using Reed-Solomon codes","author":"chen","year":"2008","journal-title":"Proc IEEE Workshop Signal Process Syst (SiPS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.140510"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603698"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4347.001.0001","author":"gallager","year":"1963","journal-title":"Low-Density Parity-Check Codes"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2012.6364973"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.140507"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2016.2533498"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603703"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603719"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2011.2175479"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.190"},{"key":"ref27","article-title":"High performance, FPGA-optimized LDPC for storage","author":"tarn","year":"2015","journal-title":"Proc Flash Memory Summit"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.140506"},{"journal-title":"Error correction code (ECC) in micron single-level cell (SLC) NAND","year":"2011","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2014.2316732"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.5772\/19083"},{"journal-title":"Error Control Coding","year":"2004","author":"lin","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2694613"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2011.2162262"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2014.021514.130287"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2678018"},{"key":"ref20","first-page":"1426","article-title":"Error floors of LDPC codes","author":"richardson","year":"2003","journal-title":"Proc Allerton Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2017.2717838"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2174389"},{"key":"ref24","first-page":"611","article-title":"Hamming product code with iterative process for NAND flash memory controller","author":"kim","year":"2010","journal-title":"Proc ICC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2015.2467384"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2265314"},{"key":"ref25","first-page":"1","article-title":"Half-product codes for flash memory","author":"emmadi","year":"2015","journal-title":"Proc Non-Volatile Memories Workshop"}],"container-title":["IEEE Transactions on Communications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/26\/8576802\/08425763.pdf?arnumber=8425763","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T23:54:25Z","timestamp":1643241265000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8425763\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":39,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcomm.2018.2863371","relation":{},"ISSN":["0090-6778","1558-0857"],"issn-type":[{"type":"print","value":"0090-6778"},{"type":"electronic","value":"1558-0857"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}