{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T16:31:19Z","timestamp":1774629079175,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/tcsi.2008.2001367","type":"journal-article","created":{"date-parts":[[2009,3,9]],"date-time":"2009-03-09T21:56:24Z","timestamp":1236635784000},"page":"2066-2074","source":"Crossref","is-referenced-by-count":104,"title":["ULPFA: A New Efficient Design of a Power-Aware Full Adder"],"prefix":"10.1109","volume":"57","author":[{"given":"Ilham","family":"Hassoune","sequence":"first","affiliation":[]},{"given":"Denis","family":"Flandre","sequence":"additional","affiliation":[]},{"given":"Ian","family":"O'Connor","sequence":"additional","affiliation":[]},{"given":"Jean-Didier","family":"Legat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1201\/9781420039559"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.303715"},{"key":"ref12","author":"dessard","year":"2001","journal-title":"SOI specific analog techniques for low-noise high-temperature or ultra-low power circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2003.12.016"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2004.09.004"},{"key":"ref15","first-page":"198","article-title":"leakage power analysis and comparison of deep submicron logic gates","volume":"3254","author":"merrett","year":"2004","journal-title":"Proc PATMOS Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891494"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.509853"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-3013-4_14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1997.580416"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.540066"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887807"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848806"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"ref7","first-page":"231","article-title":"benchmarking cmos adder structures","author":"schwarzbacher","year":"2002","journal-title":"Proc ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0391-0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref9","first-page":"189","article-title":"investigation of low-power low-voltage circuit techniques for a hybrid full-adder cell","author":"hassoune","year":"2004","journal-title":"Proc PATMOS"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5545511\/04555256.pdf?arnumber=4555256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:58Z","timestamp":1633910398000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4555256\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":18,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2008.2001367","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,8]]}}}