{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T19:43:12Z","timestamp":1694634192320},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2009,8,1]],"date-time":"2009-08-01T00:00:00Z","timestamp":1249084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/tcsi.2008.2010099","type":"journal-article","created":{"date-parts":[[2008,12,8]],"date-time":"2008-12-08T16:24:57Z","timestamp":1228753497000},"page":"1645-1656","source":"Crossref","is-referenced-by-count":12,"title":["A 2-Gb\/s CMOS Integrating Two-Tap DFE Receiver for Four-Drop Single-Ended Signaling"],"prefix":"10.1109","volume":"56","author":[{"family":"Seung-Jun Bae","sequence":"first","affiliation":[]},{"family":"Hyung-Joon Chi","sequence":"additional","affiliation":[]},{"family":"Young-Soo Sohn","sequence":"additional","affiliation":[]},{"family":"Jae-Seung Lee","sequence":"additional","affiliation":[]},{"family":"Jae-Yoon Sim","sequence":"additional","affiliation":[]},{"family":"Hong-June Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.557648"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249443"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2004.839311"},{"key":"ref30","first-page":"244","article-title":"a 2 gb\/s 2-tap dfe receiver for multi-drop single-ended signaling systems with reduced noise","author":"bae","year":"2004","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818569"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4.753682"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.568834"},{"key":"ref11","first-page":"66","article-title":"a 2gb\/s\/pin 4-pam parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers","volume":"xliv","author":"zerbe","year":"2001","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908002"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.987082"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221172"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.982431"},{"key":"ref17","first-page":"340","article-title":"a quad multi-speed serializer\/deserializer with analog adaptive equalization","volume":"18","author":"wang","year":"2004","journal-title":"Proc Symp VLSI Circuits Dig"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916440"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015055"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.883168"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870808"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892156"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859017"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.918912"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IWSOC.2005.24"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888298"},{"key":"ref8","first-page":"50","article-title":"high-speed signaling in sdram bus interface channels: review","volume":"1","author":"park","year":"2001","journal-title":"IEEK J Semicond Technol Sci"},{"key":"ref7","first-page":"438","article-title":"interface technologies for memories and asicsreview and future direction","volume":"e82 c","author":"konishi","year":"1999","journal-title":"IEICE Trans Electron"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837964"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.838661"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845555"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493870"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/WiCOM.2006.109"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493872"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/el:20053165"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848180"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892189"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.881165"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5200688\/04694020.pdf?arnumber=4694020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:40Z","timestamp":1633910380000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4694020\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":36,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2008.2010099","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,8]]}}}