{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:52:50Z","timestamp":1780444370040,"version":"3.54.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2009,8,1]],"date-time":"2009-08-01T00:00:00Z","timestamp":1249084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/tcsi.2008.2010101","type":"journal-article","created":{"date-parts":[[2008,12,8]],"date-time":"2008-12-08T16:24:57Z","timestamp":1228753497000},"page":"1657-1667","source":"Crossref","is-referenced-by-count":29,"title":["Wide $V_{\\rm DD}$ Embedded Asynchronous SRAM With Dual-Mode Self-Timed Technique for Dynamic Voltage Systems"],"prefix":"10.1109","volume":"56","author":[{"family":"Meng-Fan Chang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Sue-Meng Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Kung-Ting Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","first-page":"36","author":"haraszti","year":"2000","journal-title":"CMOS Memory Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.165331"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542305"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.705360"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833669"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.133168"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.726553"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688077"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.705359"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283689"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.962296"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888767"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839787"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825246"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850895"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"907","DOI":"10.1109\/TCSII.2008.923411","article-title":"numerical estimation of yield in sub-100-nm sram design using monte carlo simulation","volume":"55","author":"nho","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827796"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.645064"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874308"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2003.823196"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.918909"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810057"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810058"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052597"},{"key":"ref23","first-page":"330","article-title":"a high-density subthreshold sram with data-independent bitline leakage and virtual ground replica scheme","author":"kim","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref26","first-page":"65","article-title":"sram cell current in low leakage design","author":"kwai","year":"2006","journal-title":"Proc IEEE Int Workshop Memory Technol Des Test"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5200688\/04694021.pdf?arnumber=4694021","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:53Z","timestamp":1633910393000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4694021\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":30,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2008.2010101","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,8]]}}}