{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,4]],"date-time":"2024-07-04T09:55:11Z","timestamp":1720086911228},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2009,9,1]],"date-time":"2009-09-01T00:00:00Z","timestamp":1251763200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/tcsi.2008.2011582","type":"journal-article","created":{"date-parts":[[2009,1,5]],"date-time":"2009-01-05T21:58:13Z","timestamp":1231192693000},"page":"2123-2131","source":"Crossref","is-referenced-by-count":15,"title":["Analog DFT Processors for OFDM Receivers: Circuit Mismatch and System Performance Analysis"],"prefix":"10.1109","volume":"56","author":[{"given":"N.","family":"Sadeghi","sequence":"first","affiliation":[]},{"given":"V.C.","family":"Gaudet","sequence":"additional","affiliation":[]},{"given":"C.","family":"Schlegel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.859773"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883329"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.898472"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MPRV.2005.9"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/35.54342"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/11.372015"},{"key":"ref16","author":"nee","year":"2000","journal-title":"OFDM for Wireless Multimedia Communications"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888664"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1093\/ietcom\/e89-b.4.1425"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SARNOF.2006.4534728"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20030347"},{"key":"ref4","author":"lustenberger","year":"2000","journal-title":"On the design of analog VLSI iterative decoders"},{"key":"ref27","first-page":"170","author":"tsividis","year":"1999","journal-title":"Operation and Modeling of the MOS Transistor"},{"key":"ref3","first-page":"356","article-title":"an analog 0.25 <formula formulatype=\"inline\"> <tex notation=\"tex\">$\\mu$<\/tex><\/formula> m bicmos tailbiting map decoder","author":"moerz","year":"2000","journal-title":"IEEE Int Solid State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2003.1228362"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2002.1187288"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/18.910594"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820845"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818134"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.1998.708738"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843628"},{"key":"ref1","author":"winstead","year":"2005","journal-title":"Analog iterative error control decoders"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.40.2859"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2007.4488832"},{"key":"ref21","first-page":"11","article-title":"analog fft interface for ultra-low power analog receiver architectures","author":"sadeghi","year":"2006","journal-title":"Proc Analog Decoding Workshop"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref23","author":"sadeghi","year":"2007","journal-title":"Analog FFT interface for ultra-low power analog receiver architectures"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.110"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808305"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5230335\/04729588.pdf?arnumber=4729588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:30Z","timestamp":1633910370000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4729588\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":29,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2008.2011582","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,9]]}}}