{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:34:50Z","timestamp":1773246890201,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/tcsi.2009.2015602","type":"journal-article","created":{"date-parts":[[2009,2,20]],"date-time":"2009-02-20T15:55:01Z","timestamp":1235145301000},"page":"225-235","source":"Crossref","is-referenced-by-count":8,"title":["A Power-Efficient Multipin ILP-Based Routing Technique"],"prefix":"10.1109","volume":"57","author":[{"given":"Ahmed","family":"Youssef","sequence":"first","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhen","family":"Yang","sequence":"additional","affiliation":[{"name":"Orora Design Technol., Inc., Redmond, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[{"name":"Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shawki","family":"Areibi","sequence":"additional","affiliation":[{"name":"Sch. of Eng. Eng. Syst. & Comput., Univ. of Guelph, Guelph, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anthony","family":"Vannelli","sequence":"additional","affiliation":[{"name":"Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Elmasry","sequence":"additional","affiliation":[{"name":"Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2002","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref38","year":"0","journal-title":"BPTM Provided by the Device Group at UC Berkeley"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337500"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1996.489633"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1996.497611"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547521"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/66.827347"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382665"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/43.924827"},{"key":"ref10","first-page":"813","article-title":"freeze: engineering a fast repeater insertion solver for power minimization using the ellipsoid method","author":"peng","year":"2005","journal-title":"Proc ACM\/IEEE Des Autom Conf"},{"key":"ref40","first-page":"49","article-title":"a new algorithm for routing tree construction with buffer insertion and wire sizing under obstacle constraints","author":"tang","year":"2001","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref11","first-page":"131","article-title":"a probabilistic framework for power-optimal repeater insertion in global interconnects under parameter variations","author":"wason","year":"2005","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271841"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842901"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.15"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012669"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283802"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566416"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855889"},{"key":"ref19","author":"sherwani","year":"1999","journal-title":"Algorithms for VLSI Physical Design Automation"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.1998.704750"},{"key":"ref4","first-page":"496","article-title":"high-performance routing at the nanometer scale","author":"roy","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref27","first-page":"568","article-title":"simultaneous analytic area and power optimization for repeater insertion","author":"otten","year":"2003","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357994"},{"key":"ref6","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.804706"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065709"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146989"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147009"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"917","DOI":"10.1109\/TCAD.2006.855968","article-title":"practical repeater insertion for low power: what repeater library do we need?","volume":"25","author":"liu","year":"2006","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(96)00008-9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.920691"},{"key":"ref22","first-page":"99","article-title":"a timing-constrained algorithm for simultaneous global routing of multiple nets","author":"hu","year":"2000","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842803"},{"key":"ref42","year":"1998","journal-title":"ISPD98\/IBM"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808427"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/s11590-006-0027-0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823354"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/383251.383256"},{"key":"ref43","year":"2007","journal-title":"ISPD2007"},{"key":"ref25","first-page":"509","article-title":"efficient algorithms for buffer insertion in general circuits based on network flow","author":"chen","year":"2005","journal-title":"Proc ICCAD"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5382607\/04785191.pdf?arnumber=4785191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T17:53:32Z","timestamp":1751651612000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4785191\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":43,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2015602","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}