{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:57:47Z","timestamp":1761580667623},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/tcsi.2009.2016177","type":"journal-article","created":{"date-parts":[[2009,2,26]],"date-time":"2009-02-26T19:37:31Z","timestamp":1235677051000},"page":"64-71","source":"Crossref","is-referenced-by-count":9,"title":["Bus Energy Consumption for Multilevel Signals"],"prefix":"10.1109","volume":"57","author":[{"given":"F.Z.","family":"Rokhani","sequence":"first","affiliation":[]},{"given":"G.E.","family":"Sobelman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918197"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876093"},{"key":"ref31","author":"stallings","year":"2003","journal-title":"Data and Computer Communications"},{"key":"ref30","year":"0","journal-title":"IEEE 802 3 CSMA\/CD (ETHERNET)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2002112"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916506"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043337"},{"key":"ref11","first-page":"419","article-title":"efficient signal integrity verification method of multi-coupled <ref_formula> <tex notation=\"tex\">$rlc$<\/tex><\/ref_formula> interconnect lines with asynchronous circuit switching","author":"je","year":"2006","journal-title":"Proc Int Symp Quality Electron Des"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.907812"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465679"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2004.09.005"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref16","first-page":"754","article-title":"modeling and minimization of interconnect energy dissipation in nanometer technologies","author":"taylor","year":"2001","journal-title":"Proc Des Autom Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383185"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.832738"},{"key":"ref19","first-page":"4","article-title":"an interconnect power model based on parseval's relation for fourier series","author":"li","year":"2005","journal-title":"Proc Asia-Pacific Microw Conf"},{"key":"ref28","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300073"},{"key":"ref27","author":"grover","year":"2004","journal-title":"Inductance Calculations Working Formulas and Tables"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.928527"},{"key":"ref6","first-page":"82","article-title":"multilevel signaling for energy-efficient on-chip interconnects","author":"rokhani","year":"2007","journal-title":"Proc Int Conf ASIC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560126"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.808837"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.822622"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1209464"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.819571"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.45"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810800"},{"key":"ref24","first-page":"5","article-title":"130-nm logic technology featuring 60 nm transistors, low- <ref_formula><tex notation=\"tex\">$k$<\/tex><\/ref_formula> dielectrics, and cu interconnects","volume":"6","author":"thompson","year":"2002","journal-title":"Intel Technol J"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342395"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/66.827347"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/SISPAD.2003.1233629","article-title":"scaling laws for the resistivity increase of sub-100 nm interconnects","author":"seinhoegl","year":"2003","journal-title":"Proc Int Conf Simul Semicond Processes Devices"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5382607\/04787073.pdf?arnumber=4787073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:02:16Z","timestamp":1633910536000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4787073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":35,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2016177","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}