{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,12]],"date-time":"2026-09-12T17:25:32Z","timestamp":1789233932344,"version":"build-2803163510"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2009,5,1]],"date-time":"2009-05-01T00:00:00Z","timestamp":1241136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/tcsi.2009.2016180","type":"journal-article","created":{"date-parts":[[2009,2,26]],"date-time":"2009-02-26T19:37:31Z","timestamp":1235677051000},"page":"877-885","source":"Crossref","is-referenced-by-count":75,"title":["Dynamic Current-Matching Charge Pump and Gated-Offset Linearization Technique for Delta-Sigma Fractional-$N$ PLLs"],"prefix":"10.1109","volume":"56","author":[{"family":"Tsung-Hsien Lin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Ching-Lung Ti","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Yao-Hong Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001358"},{"key":"ref11","author":"razavi","year":"1998","journal-title":"RF Microelectronics"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.910481"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.701238"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.848214"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523197"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916571"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831598"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.841594"},{"key":"ref8","first-page":"1728","article-title":"a 2.4-ghz fractional-n pll with a pfd\/cp linearization and an improved cp circuit","author":"ti","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346498"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/0471224316"},{"key":"ref1","author":"best","year":"2003","journal-title":"Phase-Locked Loops Design Simulation and Applications"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780807"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/4976172\/04787077.pdf?arnumber=4787077","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:02:40Z","timestamp":1633910560000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4787077\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":15,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2016180","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,5]]}}}