{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,5]],"date-time":"2025-10-05T12:25:28Z","timestamp":1759667128606},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/tcsi.2009.2016185","type":"journal-article","created":{"date-parts":[[2009,2,26]],"date-time":"2009-02-26T19:37:31Z","timestamp":1235677051000},"page":"44-52","source":"Crossref","is-referenced-by-count":7,"title":["Fast and Accurate Analysis of Supply Noise Effects in PLL With Noise Interactions"],"prefix":"10.1109","volume":"57","author":[{"family":"Chin-Cheng Kuo","sequence":"first","affiliation":[]},{"given":"C.-N.J.","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1109\/LPE.2000.155274","article-title":"model and analysis for combined package and on-chip power grid simulation","author":"panda","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref11","first-page":"430","article-title":"modeling simultaneous switching noise-induced jitter for system-on-chip phase-locked loops","author":"chan","year":"2007","journal-title":"Proc Design Autom Conf"},{"key":"ref12","first-page":"370","article-title":"behavioral modelling of phase noise and jitter in voltage-controlled oscillators with vhdl-ams","author":"fakhfakh","year":"2002","journal-title":"Int Conf on Circuits Syst for Commun"},{"key":"ref13","first-page":"286","article-title":"noise aware behavioral modeling of the s-d fractional-n frequency synthesizer","author":"yang","year":"2005","journal-title":"Proc Great Lakes Symp VLSI"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/82.749085"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852704"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012890"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205656"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/81.847872"},{"key":"ref19","first-page":"121","article-title":"fast, accurate prediction of pll jitter induced by power grid noise","author":"lai","year":"2004","journal-title":"Proc Custom Integr Circuits Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692664"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2005.1513657"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870925"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"706","DOI":"10.1145\/1278480.1278657","article-title":"efficient modeling techniques for dynamic voltage drop analysis","author":"harizi","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466532"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.645074"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.12.3564"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.901574"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597223"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839470(410) 24"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466207"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313214"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283901"},{"key":"ref24","year":"1996","journal-title":"Monolithic Phase-Locked Loops and Clock Recovery Circuits Theory and Design"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e89-a.2.391"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378489"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818300"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5382607\/04787084.pdf?arnumber=4787084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:02:39Z","timestamp":1633910559000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4787084\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":27,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2016185","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}