{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:57:56Z","timestamp":1767772676446},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T00:00:00Z","timestamp":1259625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/tcsi.2009.2017133","type":"journal-article","created":{"date-parts":[[2009,3,12]],"date-time":"2009-03-12T13:47:12Z","timestamp":1236865632000},"page":"2569-2582","source":"Crossref","is-referenced-by-count":32,"title":["Settling Time Optimization for Three-Stage CMOS Amplifier Topologies"],"prefix":"10.1109","volume":"56","author":[{"given":"A.","family":"Pugliese","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.A.","family":"Amoroso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Cappuccino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Cocorullo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.800463"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882231"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2375-5"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.173096"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.643658"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/82.933799"},{"key":"ref16","first-page":"616","article-title":"optimum nested miller compensation for low-voltage low-power cmos amplifier design","volume":"2","author":"leung","year":"1999","journal-title":"Proc IEEE Int Symp Circuits and Systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.823447"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808326"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.834514"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2000.951586"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20070343"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.1998.814931"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.924366"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895520"},{"key":"ref29","author":"baker","year":"2002","journal-title":"CMOS Mixed-Signal Circuit Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/cta.397"},{"key":"ref8","author":"palumbo","year":"2002","journal-title":"Feedback Amplifiers Theory and Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/81.948432"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897133"},{"key":"ref9","first-page":"599","article-title":"right-half plane zero removal technique for low-voltage low-power nested miller compensation","volume":"2","author":"leung","year":"1999","journal-title":"Proc Electronics Circuits Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908760"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847216"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835811"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.817597"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/el:20050398"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/31.52726"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1007\/978-3-540-74442-9_11","volume":"4644","author":"pugliese","year":"2007","journal-title":"Lecture Notes in Computer Science"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.906086"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5352210\/04799154.pdf?arnumber=4799154","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:01:14Z","timestamp":1633910474000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4799154\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":29,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2017133","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,12]]}}}