{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,4]],"date-time":"2026-02-04T14:38:42Z","timestamp":1770215922617,"version":"3.49.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/tcsi.2009.2019411","type":"journal-article","created":{"date-parts":[[2009,3,30]],"date-time":"2009-03-30T14:06:42Z","timestamp":1238422002000},"page":"355-367","source":"Crossref","is-referenced-by-count":100,"title":["Leakage Power Analysis Attacks: A Novel Class of Attacks to Nanometer Cryptographic Circuits"],"prefix":"10.1109","volume":"57","author":[{"given":"Massimo","family":"Alioto","sequence":"first","affiliation":[]},{"given":"Luca","family":"Giancane","sequence":"additional","affiliation":[]},{"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Trifiletti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228808"},{"key":"ref11","article-title":"leakage power analysis of cryptographic devices implemented in nanometer cmos technologies","author":"giancane","year":"2007","journal-title":"Konferencija 9-a 07 Konferenciju za Elektroniku Telekomunikacije Racunarstvo Automatiku I Nuklearnu Tehniku Herceg Novi"},{"key":"ref12","first-page":"252","article-title":"leakage-based differential power analysis (ldpa) on sub-90 nm cmos cryptosystems","author":"lin","year":"2008","journal-title":"Proc ISCAS"},{"key":"ref13","author":"tsividis","year":"2003","journal-title":"Operation and Modeling of MOS Transistors"},{"key":"ref14","author":"narendra","year":"2006","journal-title":"Leakage in Nanometer CMOS Technologies"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370308"},{"key":"ref16","author":"walpole","year":"2006","journal-title":"Probability & Statistics for Engineers & Scientists"},{"key":"ref17","author":"aumonier","year":"2007","journal-title":"Tools for Cryptanalysis"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2005.862437"},{"key":"ref19","first-page":"593","article-title":"power modeling of precharged address bus and application to multi-bit dpa attacks to des algorithm","author":"alioto","year":"2006","journal-title":"Proc PATMOS"},{"key":"ref4","author":"mangard","year":"2007","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2007.4285753"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004593"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1109\/LPE.1998.708195","article-title":"Estimation of standby leakage power in CMOS circuit considering accurate modeling of transistor stacks","author":"zhanping chen","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"ref5","first-page":"16","article-title":"correlation power analysis with a leakage model","volume":"3156","author":"brier","year":"2004","journal-title":"Proc CHES"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945400"},{"key":"ref2","year":"0","journal-title":"AESFederal Information Processing Standards Publication (FIPS PUB)"},{"key":"ref9","year":"2006","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref1","first-page":"388","article-title":"differential power analysis","author":"kocher","year":"1999","journal-title":"Proc Crypto"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2009.1"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015327"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832943"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/92.645062"},{"key":"ref23","author":"anderson","year":"1998","journal-title":"AES Proposal"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568738"},{"key":"ref25","author":"srivastava","year":"2005","journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5410062\/04806057.pdf?arnumber=4806057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:42Z","timestamp":1633909902000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4806057\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":27,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2019411","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2]]}}}