{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T15:33:15Z","timestamp":1774020795786,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/tcsi.2009.2024985","type":"journal-article","created":{"date-parts":[[2009,6,10]],"date-time":"2009-06-10T14:45:22Z","timestamp":1244645122000},"page":"631-641","source":"Crossref","is-referenced-by-count":19,"title":["Observer-Controller Digital PLL"],"prefix":"10.1109","volume":"57","author":[{"family":"Won Namgoong","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405753"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/0470041951"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.852003"},{"key":"ref13","author":"best","year":"1984","journal-title":"Phase Locked Loops Theory Design and Applications"},{"key":"ref14","year":"1974","journal-title":"Applied Optimal Estimation"},{"key":"ref15","author":"rabiner","year":"1975","journal-title":"Theory and Application of Digital Signal Processing"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1973.9292"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705297"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493996"},{"key":"ref6","author":"gardner","year":"1979","journal-title":"Phaselock Techniques"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545331"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.802347"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/81.847872"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332807"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.953487"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5424135\/05071180.pdf?arnumber=5071180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:15Z","timestamp":1633909875000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5071180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":18,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2024985","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3]]}}}