{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T14:56:19Z","timestamp":1725375379021},"reference-count":56,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T00:00:00Z","timestamp":1259625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/tcsi.2009.2027799","type":"journal-article","created":{"date-parts":[[2009,7,15]],"date-time":"2009-07-15T20:10:26Z","timestamp":1247688626000},"page":"2717-2727","source":"Crossref","is-referenced-by-count":9,"title":["An Analog-Node Model for VHDL-Based Simulation of RF Integrated Circuits"],"prefix":"10.1109","volume":"56","author":[{"given":"M.J.W.","family":"Schubert","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917427"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887454"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/43.998631"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.808892"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.916845"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/81.940184"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848027"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/4.545822"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.903791"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/43.543770"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/43.87597"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/81.828583"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/101.340306"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2006.1651167"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894327"},{"key":"ref20","year":"0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.844236"},{"key":"ref21","year":"0"},{"key":"ref24","article-title":"modeling of feedback analog circuits with vhdl","author":"di cataldo","year":"2006","journal-title":"IEEE Int Conf Electronics Circuits Systems"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2007.4433196"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2005.4633558"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-006-7225-7"},{"key":"ref50","first-page":"56","author":"lopez","year":"2001","journal-title":"Advanced Engineering Mathematics"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280014"},{"key":"ref56","author":"tspice","year":"0","journal-title":"Linear Technology Corporation"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2001757"},{"key":"ref54","author":"schreier","year":"2005","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref53","year":"0"},{"key":"ref52","year":"0"},{"key":"ref10","year":"1991","journal-title":"OVI Verilog HDL Language Reference Manual"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916402"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.902063"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.897767"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1992.271149"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470400"},{"key":"ref15","article-title":"operational amplifier modeling using event-driven vhdl","author":"schubert","year":"1997","journal-title":"Proc IEEE\/ACM Int Workshop Behav Modeling Simulation"},{"key":"ref16","article-title":"mixed-signal event-driven simulation of a phase-locked loop","author":"schubert","year":"1999","journal-title":"Proc IEEE\/ACM Int Workshop Behav Modeling Simulation"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2000.888367"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2000.888368"},{"key":"ref19","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775855"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.839663"},{"key":"ref6","first-page":"270","article-title":"cad solutions and outstanding challenges for mixed-signal and rf ic design","author":"leenaerts","year":"2001","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Des"},{"key":"ref5","first-page":"414","article-title":"tools and methodology for rf ic design","author":"dunlop","year":"1998","journal-title":"Proc IEEE Design Autom Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/82.799677"},{"key":"ref7","year":"2002","journal-title":"1076 IEEE Standard VHDL Language Reference Manual"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.856893"},{"key":"ref9","year":"2004","journal-title":"Verilog-AMS Language Reference Manual"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858161"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.888735"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916576"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.898673"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887473"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889446"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.844112"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICMMT.2000.895684"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5352210\/05165048.pdf?arnumber=5165048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:28Z","timestamp":1633910368000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5165048\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":56,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2027799","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,12]]}}}