{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T14:22:51Z","timestamp":1774448571518,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/tcsi.2009.2028748","type":"journal-article","created":{"date-parts":[[2010,1,8]],"date-time":"2010-01-08T19:14:10Z","timestamp":1262978050000},"page":"1134-1142","source":"Crossref","is-referenced-by-count":37,"title":["FPGA Vernier Digital-to-Time Converter With 1.58 ps Resolution and 59.3 Minutes Operation Range"],"prefix":"10.1109","volume":"57","author":[{"family":"Poki Chen","sequence":"first","affiliation":[]},{"family":"Po-Yu Chen","sequence":"additional","affiliation":[]},{"family":"Juan-Shan Lai","sequence":"additional","affiliation":[]},{"family":"Yi-Jin Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584050"},{"key":"ref11","first-page":"2122","article-title":"1.83 ps-resolution cmos dynamic arbitrary timing generator for <formula formulatype=\"inline\"><tex notation=\"tex\">$&gt; {\\hbox{4ghz}}$<\/tex> <\/formula> ate applications","author":"okayasu","year":"2006","journal-title":"IEEE ISSCC Dig"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2007.380397"},{"key":"ref13","first-page":"3922","article-title":"a register controlled delay locked loop using a tdc and a new fine delay line scheme","author":"shim","year":"2006","journal-title":"Proc IEEE ISCAS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/19.863942"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.906073"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.236173"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.231325"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.892944"},{"key":"ref19","year":"0","journal-title":"Quartus II Version 8 0 Handbook Volume 3 Verification Section II Timing Analysis"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572626"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/41.19067"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.18593"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.78252"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2004.830592"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.508208"},{"key":"ref2","year":"0","journal-title":"AD9501 Digitally Programmable Delay Generator"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332737"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1988.663592"},{"key":"ref20","author":"weste","year":"1994","journal-title":"Principles of CMOS VLSI Design"},{"key":"ref22","year":"0","journal-title":"81110A 165\/330 MHz Pulse\/Data Generator"},{"key":"ref21","year":"0","journal-title":"Quartus II Version 8 0 Handbook Volume 2 Design Implementation and Optimization Section II Area Timing and Power Optimization"},{"key":"ref24","year":"0","journal-title":"PLLs in Stratix II and Stratix II GX Devices"},{"key":"ref23","year":"0","journal-title":"Virtex-5 FPGA datasheet DC and Switching Characteristics"},{"key":"ref26","first-page":"209","article-title":"fpga vernier digital-to-time converter with 3.56 ps resolution and <formula formulatype=\"inline\"><tex notation=\"tex\">$-0.23 \\sim +0.2$<\/tex><\/formula>lsb inaccuracy","author":"chen","year":"2008","journal-title":"Proc IEEE CICC"},{"key":"ref25","year":"0","journal-title":"Clock Networks and PLLs in Stratix III Devices"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5482395\/05371812.pdf?arnumber=5371812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:21Z","timestamp":1633910361000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5371812\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":26,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2028748","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}