{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T06:10:13Z","timestamp":1772777413609,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2010,7,1]],"date-time":"2010-07-01T00:00:00Z","timestamp":1277942400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/tcsi.2009.2033538","type":"journal-article","created":{"date-parts":[[2010,1,8]],"date-time":"2010-01-08T19:14:10Z","timestamp":1262978050000},"page":"1583-1596","source":"Crossref","is-referenced-by-count":74,"title":["General Strategies to Design Nanometer Flip-Flops in the Energy-Delay Space"],"prefix":"10.1109","volume":"57","author":[{"given":"Massimo","family":"Alioto","sequence":"first","affiliation":[]},{"given":"Elio","family":"Consoli","sequence":"additional","affiliation":[]},{"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","author":"chinnery","year":"2002","journal-title":"Closing the Gap Between ASIC and Custom Tools and Techniques for High-Performance ASIC Design"},{"key":"ref38","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective (2nd edition)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.668984"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234326"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/4.938376"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878303"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801625"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826192"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547536"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945371"},{"key":"ref11","first-page":"147","article-title":"comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance microprocessors","author":"tschanz","year":"2001","journal-title":"Proc ISLPED"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2012.6232843"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.604077"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-0190(00)00214-3"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/505306.505330"},{"key":"ref15","first-page":"166","article-title":"unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels","author":"zyuban","year":"2002","journal-title":"Proc ISLPED"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831796"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863760"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-34047-0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911350"},{"key":"ref28","author":"nedovic","year":"2003","journal-title":"Clocked storage elements for high-performance applications"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030113"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.881196"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.592586"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/0471723703"},{"key":"ref29","first-page":"803","article-title":"conditional techniques for low power consumption flip-flops","volume":"2","author":"nedovic","year":"2001","journal-title":"Proc ICECS"},{"key":"ref8","first-page":"87","article-title":"load-sensitive flip-flop characterization","author":"heo","year":"2001","journal-title":"Proc CSW-VLSI"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.896516"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844302"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902211"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0567"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref22","author":"sutherland","year":"1998","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref21","author":"weste","year":"2004","journal-title":"CMOS VLSI Design A Circuits and System Perspective"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref23","year":"2003","journal-title":"Transmission-gate based flip-flop"},{"key":"ref41","author":"mead","year":"1979","journal-title":"Introduction to VLSI Systems"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.760383"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488543"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5512812\/05371815.pdf?arnumber=5371815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:10Z","timestamp":1633914010000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5371815\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":41,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2033538","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,7]]}}}