{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T21:53:11Z","timestamp":1773611591278,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2010,7,1]],"date-time":"2010-07-01T00:00:00Z","timestamp":1277942400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/tcsi.2009.2034233","type":"journal-article","created":{"date-parts":[[2010,1,26]],"date-time":"2010-01-26T14:14:53Z","timestamp":1264515293000},"page":"1597-1607","source":"Crossref","is-referenced-by-count":157,"title":["Understanding DC Behavior of Subthreshold CMOS Logic Through Closed-Form Analysis"],"prefix":"10.1109","volume":"57","author":[{"given":"Massimo","family":"Alioto","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118323"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922709"},{"key":"ref12","first-page":"2485","article-title":"on power dissipation in semiconductor computing elements","volume":"50","author":"keyes","year":"1962","journal-title":"Proc IRE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1971.8266"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1972.1050260"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SMICND.1996.557352"},{"key":"ref16","first-page":"22","article-title":"low-power cmos at <ref_formula><tex notation=\"tex\">${\\rm vdd}=$<\/tex><\/ref_formula> 4 kt\/q","author":"bryant","year":"2001","journal-title":"Proc Device Res Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015085"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810043"},{"key":"ref19","author":"vittoz","year":"2005","journal-title":"Low-Power Electronics Design"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911033"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914720"},{"key":"ref27","author":"weste","year":"2004","journal-title":"CMOS VLSI Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2011603"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917505"},{"key":"ref8","article-title":"design of high performance subthreshold source-coupled logic circuits","author":"tajalli","year":"2008","journal-title":"PATMOS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541375"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref9","first-page":"239","article-title":"circuit techniques to reduce the supply voltage limit of subthreshold mcml circuits","author":"alioto","year":"2008","journal-title":"Proc VLSI-SOC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2006.1708372"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1991.139981"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"ref21","author":"wang","year":"2006","journal-title":"Sub-Threshold Design for Ultra Low-Power Systems"},{"key":"ref24","author":"narendra","year":"2006","journal-title":"Leakage in Nanometer CMOS Technologies"},{"key":"ref23","author":"mukhopadhyay","year":"2006","journal-title":"Switching energy in CMOS logic How far are we from physical limit?"},{"key":"ref26","author":"gray","year":"1993","journal-title":"Analysis and Design of Analog Integrated Circuit"},{"key":"ref25","author":"tsividis","year":"2003","journal-title":"Operation and Modeling of MOS Transistors"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5512812\/05395622.pdf?arnumber=5395622","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:00Z","timestamp":1633914000000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5395622\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":28,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2034233","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,7]]}}}