{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:47:51Z","timestamp":1694638071538},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2010,7,1]],"date-time":"2010-07-01T00:00:00Z","timestamp":1277942400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/tcsi.2009.2034887","type":"journal-article","created":{"date-parts":[[2010,1,8]],"date-time":"2010-01-08T19:14:10Z","timestamp":1262978050000},"page":"1608-1617","source":"Crossref","is-referenced-by-count":13,"title":["On-Chip Support for NoC-Based SoC Debugging"],"prefix":"10.1109","volume":"57","author":[{"family":"Hyunbean Yi","sequence":"first","affiliation":[]},{"family":"Sungju Park","sequence":"additional","affiliation":[]},{"given":"Sandip","family":"Kundu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","year":"2007","journal-title":"GRLIB IP User's Manual"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515772"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.199"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.66"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/AUTEST.2006.283749"},{"key":"ref30","article-title":"on design of hold scan cell for hybrid operation of a circuit","author":"yi","year":"2008","journal-title":"Proc Eur Test Symp"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"},{"key":"ref36","first-page":"37","article-title":"system-level validation of the intel pentium m processor","author":"silas","year":"2003","journal-title":"Intel Technol J"},{"key":"ref35","year":"0","journal-title":"Glitch Free Safe Clock Switching"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2007.911699"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743167"},{"key":"ref40","year":"2003","journal-title":"AMBA AXI Protocol Specification V 1 0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894302"},{"key":"ref12","year":"2005","journal-title":"IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits"},{"key":"ref13","year":"2001","journal-title":"IEEE Standard Test Access Port and Boundary-Scan Architecture-IEEE Std 1149 1-2001"},{"key":"ref14","first-page":"125","article-title":"integration of the scan-test method into an architecture specific core-test approach","author":"feige","year":"1998","journal-title":"J Electronic Testing Theory and Applications"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2004.1412823"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.25"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060152"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.30"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003792"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.46"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.926986"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364402"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920153"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358916"},{"key":"ref29","article-title":"full hold-scan systems in microprocessors: cost\/benefit. analysis","volume":"18","author":"kuppuswamy","year":"2004","journal-title":"Intel Technol J"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2002550"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743185"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.108"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743166"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041745"},{"key":"ref22","year":"2003","journal-title":"Technical Reference Manual"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041815"},{"key":"ref24","article-title":"multi-core embedded debug for structured asic systems","author":"stollon","year":"2004","journal-title":"Proc DesignCon"},{"key":"ref23","year":"2007","journal-title":"CoreSight Technology System Design Guide Revision r1p0"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IES.2006.357464"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1109118.1109126"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5512812\/05371852.pdf?arnumber=5371852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:08Z","timestamp":1633914008000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5371852\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":40,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2034887","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,7]]}}}