{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:46:58Z","timestamp":1694638018682},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/tcsi.2009.2037450","type":"journal-article","created":{"date-parts":[[2010,2,12]],"date-time":"2010-02-12T16:26:26Z","timestamp":1265991986000},"page":"2156-2167","source":"Crossref","is-referenced-by-count":2,"title":["Stability Analysis of Autonomous Ratio-Memory Cellular Nonlinear Networks for Pattern Recognition"],"prefix":"10.1109","volume":"57","author":[{"family":"Su-Yung Tsai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chi-Hsu Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chung-Yu Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","first-page":"72","author":"silverman","year":"1985","journal-title":"Calculus with Analytic Geometry"},{"key":"ref30","author":"ziemer","year":"2002","journal-title":"Principles of Communication Systems Modulation and Noise"},{"key":"ref10","first-page":"609","article-title":"the design of ratio memory cellular neural network (rmcnn) with self-feedback template weight for pattern learning and recognition","author":"cheng","year":"2002","journal-title":"CNNA"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.805697"},{"key":"ref12","first-page":"167","article-title":"cmos current-mode neural associative memory design with on-chip learning","volume":"1","author":"wu","year":"1996","journal-title":"IEEE Trans Neural Netw"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1676","DOI":"10.1109\/ISCAS.1995.523733","article-title":"cmos current-mode outstar neural networks with long period analog ratio memory","volume":"3","author":"lan","year":"1995","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1995.488256"},{"key":"ref15","first-page":"487","article-title":"a new neural associative memory with learning","volume":"1","author":"wu","year":"1992","journal-title":"IJCNN"},{"key":"ref16","first-page":"565","article-title":"the multi-chip design of analog cmos expandable modified hamming neural network with on-chip learning and storage for pattern classification","volume":"1","author":"lan","year":"1997","journal-title":"ISCAS"},{"key":"ref17","author":"chou","year":"2007","journal-title":"The Design of the Autonomous Ratio Memory Cellular Nonlinear Network Without Elapsed Operation for Pattern Learning and Recognition"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.827624"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-007X(199605\/06)24:3<269::AID-CTA915>3.0.CO;2-L"},{"key":"ref4","first-page":"21","author":"hertz","year":"1991","journal-title":"Introduction to the Theory of Neural Computation"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.1994.381640"},{"key":"ref27","first-page":"316","author":"cauwenberghs","year":"1999","journal-title":"Learning on Silicon Adaptive VLSI Neural Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.81.10.3088"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511815706"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/31.7600"},{"key":"ref29","first-page":"318","author":"khalil","year":"2002","journal-title":"Nonlinear Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2005.1543216"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2006.341618"},{"key":"ref2","first-page":"108","author":"hoppensteadt","year":"1997","journal-title":"Weakly connected neural networks"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2000.876862"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1142\/S0218127404010308"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/82.285706"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(00)00086-1"},{"key":"ref21","first-page":"150","article-title":"estimating learner's comprehension with cellular neural network for associative memory","author":"namba","year":"2008","journal-title":"CNNA"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/81.622988"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.819827"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TITB.2008.920614"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/1250.001.0001","author":"liu","year":"2002","journal-title":"Analog VLSI Circuits and Principles"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5545511\/05406043.pdf?arnumber=5406043","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:07Z","timestamp":1633913167000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5406043\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":31,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2037450","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,8]]}}}