{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T06:44:07Z","timestamp":1709275447709},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/tcsi.2009.2038553","type":"journal-article","created":{"date-parts":[[2010,2,12]],"date-time":"2010-02-12T16:26:26Z","timestamp":1265991986000},"page":"2020-2031","source":"Crossref","is-referenced-by-count":7,"title":["Crosstalk Glitch Propagation Modeling for Asynchronous Interfaces in Globally Asynchronous Locally Synchronous Systems"],"prefix":"10.1109","volume":"57","author":[{"given":"S R","family":"Hasan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Normand","family":"B\u00e9langer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y","family":"Savaria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M O","family":"Ahmad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1093\/ietisy\/e88-d.7.1437"},{"key":"ref11","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.743711"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.743715"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.42"},{"key":"ref15","first-page":"233","article-title":"on-chip bus encoding for <ref_formula><tex notation=\"tex\">$lc$<\/tex><\/ref_formula> cross-talk reduction","author":"huang","year":"2005","journal-title":"Proc IEEE VLSI-TSA-DAT"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998313"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044296"},{"key":"ref18","year":"2005","journal-title":"STMicroelectronics Design Manual for CMOS 90 nm Technology"},{"key":"ref19","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918197"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.15"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916407"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1011466"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"2042","DOI":"10.1109\/TCSI.2009.2026679","article-title":"on hamming product codes with type-ii hybrid arq for on-chip interconnects","volume":"56","author":"fu","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref5","author":"chapiro","year":"1984","journal-title":"Globally-Asynchronous Locally-Synchronous Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/0471653829"},{"key":"ref7","first-page":"132","article-title":"delay-insensitive, point-to-point interconnect using <ref_formula><tex notation=\"tex\">$m$<\/tex><\/ref_formula>-of- <ref_formula> <tex notation=\"tex\">$n$<\/tex><\/ref_formula> codes","author":"bainbridge","year":"2003","journal-title":"Proc Int Symp ASYNC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914075"},{"key":"ref1","first-page":"629","article-title":"crosstalk effects in event-driven self-timed circuits designed with 90 nm cmos technology","author":"hasan","year":"2007","journal-title":"Proc IEEE ISCAS"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1049\/ip-cdt:20030690","article-title":"Handshake protocol using return-to-zero data encoding for high performance asynchronous bus","volume":"150","author":"jung","year":"2003","journal-title":"Proc Inst Elect Eng Comput Digit Tech"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref21","author":"abramovici","year":"1990","journal-title":"Digital Systems Testing and Testable Designs"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.19"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.18"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCS.2007.4292699"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5545511\/05406020.pdf?arnumber=5406020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:58Z","timestamp":1633913158000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5406020\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":29,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2038553","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,8]]}}}