{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:15:15Z","timestamp":1767183315481},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/tcsi.2009.2039832","type":"journal-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T14:57:16Z","timestamp":1266418636000},"page":"1914-1924","source":"Crossref","is-referenced-by-count":57,"title":["Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-$N$ PLLs"],"prefix":"10.1109","volume":"57","author":[{"given":"F","family":"Herzel","sequence":"first","affiliation":[]},{"given":"S A","family":"Osmany","sequence":"additional","affiliation":[]},{"given":"J C","family":"Scheytt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"100","article-title":"4.0 ghz 0.18 <ref_formula> <tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> cmos pll based on an interpolative oscillator","author":"gebara","year":"2005","journal-title":"VLSI Symp Tech Dig"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.585289"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811875"},{"key":"ref30","author":"rogers","year":"2006","journal-title":"Integrated Circuit Design for High-Speed Frequency Synthesis"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2006.882872"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916700"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.5194\/ars-5-313-2007"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/19.87022"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819119"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref16","first-page":"46","article-title":"a 4ghz fractional-n synthesizer for ieee 802.11a","author":"chien","year":"2004","journal-title":"VLSI Symp Tech Dig"},{"key":"ref17","first-page":"325","article-title":"a 3 ghz wideband <ref_formula> <tex notation=\"tex\">$\\sigma\\delta$<\/tex><\/ref_formula> fractional-n synthesizer with voltage-mode exponential cp-pfd","author":"hedayati","year":"2009","journal-title":"Proc IEEE RFIC Symp"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"794","DOI":"10.1109\/TCSII.2003.819132","article-title":"techniques for in-band phase noise reduction in <ref_formula><tex notation=\"tex\">$\\delta\\sigma$<\/tex><\/ref_formula> synthesizers","volume":"50","author":"riley","year":"2003","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.841594"},{"key":"ref28","first-page":"459","author":"lee","year":"1998","journal-title":"The Design of CMOS Radio-Frequency Integrated Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.544269"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SMIC.2008.27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.805707"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780807"},{"key":"ref5","first-page":"1081","article-title":"Modeling of fractional-N division frequency synthesizers with SIMULINK and MATLAB","volume":"2","author":"brigati","year":"2001","journal-title":"Proc 8th IEEE Int Conf Electron Circuits Syst"},{"key":"ref8","first-page":"46","author":"kundert","year":"2003","journal-title":"Phase-Locking in High-Performance Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819134"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.807265"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2004.825667"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.802347"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-006-7832-3"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/82.749085"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/81.721256"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.303722"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2009.5135551"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2005.852226"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511541131"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5545511\/05415581.pdf?arnumber=5415581","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:36:52Z","timestamp":1633916212000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5415581\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":33,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2009.2039832","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,8]]}}}