{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:33:08Z","timestamp":1764783188924},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/tcsi.2010.2046981","type":"journal-article","created":{"date-parts":[[2010,5,27]],"date-time":"2010-05-27T18:49:47Z","timestamp":1274986187000},"page":"2696-2707","source":"Crossref","is-referenced-by-count":1,"title":["Crosstalk-Glitch Gating: A Solution for Designing Glitch-Tolerant Asynchronous Handshake Interface Mechanisms for GALS Systems"],"prefix":"10.1109","volume":"57","author":[{"given":"Syed Rafay","family":"Hasan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Normand","family":"Belanger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Omair","family":"Ahmad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","first-page":"156","article-title":"seu-tolerant qdi circuits [quasi delay-insensitive asynchronous circuits]","author":"jang","year":"2005","journal-title":"Proc 11th Int Symp ASYNC"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311875"},{"key":"ref10","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.743711"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.743715"},{"key":"ref14","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref15","first-page":"132","article-title":"delay-insensitive, point-to-point interconnect using m-of-n codes","author":"bainbridge","year":"2003","journal-title":"Proc Int Symp ASYNC"},{"key":"ref16","author":"chapiro","year":"1984","journal-title":"Globally-Asynchronous Locally-Synchronous Systems"},{"key":"ref17","author":"abramovici","year":"1990","journal-title":"Digital Systems Testing and Testable Designs"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008139232134"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"2042","DOI":"10.1109\/TCSI.2009.2026679","article-title":"on hamming product codes with type-ii hybrid arq for on-chip interconnects","volume":"56","author":"fu","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref4","year":"2005","journal-title":"STMicroelectronics Design Manual for CMOS 90 nm Technology"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918197"},{"key":"ref3","author":"weste","year":"2004","journal-title":"CMOS VLSI Design A Systems Perspective"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1049\/ip-cdt:20030690","article-title":"Handshake protocol using return-to-zero data encoding for high performance asynchronous bus","volume":"150","author":"jung","year":"2003","journal-title":"Proc Inst Elect Eng Comput Digit Tech"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.28"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914075"},{"key":"ref8","first-page":"629","article-title":"crosstalk effects in event-driven self-timed circuits designed with 90-nm cmos technology","author":"hasan","year":"2007","journal-title":"Proc IEEE ISCAS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1093\/ietisy\/e88-d.7.1437"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/0471653829"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"ref1","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2004.1432125"},{"key":"ref22","author":"golshan","year":"2006","journal-title":"Physical Design Essentials An ASIC Design Implementation Perspective"},{"key":"ref21","article-title":"Crosstalk glitch propagation modeling for asynchronous handshake schemes in GALS","author":"hasan","year":"0","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998313"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918197"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916407"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.21236\/ADA444284","author":"manohar","year":"1995","journal-title":"Quasi-Delay-Insensitive Circuits Are Turing-Complete"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5596209\/05467153.pdf?arnumber=5467153","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:01Z","timestamp":1633913041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5467153\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":31,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2010.2046981","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,10]]}}}