{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T03:29:27Z","timestamp":1761708567532},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/tcsi.2010.2055290","type":"journal-article","created":{"date-parts":[[2010,8,5]],"date-time":"2010-08-05T00:40:24Z","timestamp":1280968824000},"page":"126-136","source":"Crossref","is-referenced-by-count":79,"title":["Design of Linear Phase FIR Filters With High Probability of Achieving Minimum Number of Adders"],"prefix":"10.1109","volume":"58","author":[{"given":"Dong","family":"Shi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ya Jun","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"crossref","first-page":"723","DOI":"10.1109\/TCS.1983.1085295","article-title":"discrete coefficient fir digital filter design based upon an lms criteria","volume":"30","author":"lim","year":"1983","journal-title":"IEEE Trans Circuits Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378201"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2004.1399091"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541950"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/31.1785"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/31.31347"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1993.393663"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/82.749079"},{"key":"ref18","first-page":"185","article-title":"Asystematic algorithm for the design of multiplierless FIR filters","author":"yli-kaakinen","year":"0","journal-title":"Proc IEEE ISCAS'01"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2002.1186957"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/31.101268"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.851776"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541508"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2004.1399088"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1049\/ip-g-2.1991.0066","article-title":"primitive operator digital filters","volume":"138","author":"bull","year":"1991","journal-title":"Circuits Devices and Systems IEE Proceedings G"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1109\/TCSII.2003.812912","article-title":"a width-recursive depth-first tree search approach for the design of discrete coefficient perfect reconstruction lattice filter bank","volume":"50","author":"lim","year":"2003","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804374"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.903212"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/82.592582"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/82.466647"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/82.539000"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.836853"},{"key":"ref20","first-page":"2302","article-title":"a partial milp algorithm for the design of linear phase fir filters with spt coefficients","volume":"e85 a","author":"yao","year":"2002","journal-title":"IEICE Trans Fundam"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.904599"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895615"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917997"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-009-9114-7"},{"key":"ref26","first-page":"862","article-title":"Transition analysis on FPGA for multiplier-block based fir filter structures","volume":"2","author":"demirsoy","year":"0","journal-title":"Proc IEEE ICECS'00"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016165"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5676420\/05535211.pdf?arnumber=5535211","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:28Z","timestamp":1633913008000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5535211\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":30,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2010.2055290","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}