{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:48:29Z","timestamp":1759146509364},"reference-count":59,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/tcsi.2010.2071431","type":"journal-article","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T15:45:38Z","timestamp":1285775138000},"page":"2248-2258","source":"Crossref","is-referenced-by-count":20,"title":["ADC-Based Serial I\/O Receivers"],"prefix":"10.1109","volume":"57","author":[{"given":"E-Hung","family":"Chen","sequence":"first","affiliation":[]},{"given":"Chih-Kong Ken","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001876"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.905536"},{"key":"ref33","first-page":"98","article-title":"a 40 nm 16-core 128-thread cmt sparc soc processor","author":"shin","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref32","first-page":"12","article-title":"adaptation of cdr and full scale range of adc-based serdes receiver","author":"chen","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835639"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.962288"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346633"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.1994.580249"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1976.1093326"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042249"},{"key":"ref28","first-page":"390","article-title":"a 40 gs\/s 6b adc in 65 nm cmos","author":"greshishchev","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585935"},{"key":"ref29","first-page":"544","article-title":"a 24 gs\/s 6b adc in 90 nm cmos","author":"schvan","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892189"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848180"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004326"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903053"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585934"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560312"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560315"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013765"},{"key":"ref25","first-page":"296","article-title":"a 2.6 mw 6b 2.2 gs\/s 4-times interleaved fully dynamic pipelined adc in 40 nm digital cmos","author":"verbruggen","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2010177"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280831"},{"key":"ref58","year":"0","journal-title":"Berkeley predictive technology model"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831796"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2008.5074674"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042255"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961141"},{"key":"ref53","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4347.001.0001","author":"gallager","year":"1963","journal-title":"Low-Density Parity-Check Codes"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077350"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.808921"},{"key":"ref11","first-page":"1012","article-title":"a <formula formulatype=\"inline\"><tex notation=\"tex\">$0.13\\mu{\\rm m}$<\/tex><\/formula> cmos soc for all format blue and red laser dvd front-end digital signal processor","author":"bathaee","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857372"},{"key":"ref12","first-page":"53","article-title":"A <formula formulatype=\"inline\"><tex Notation=\"TeX\">$0.18~\\mu{\\rm m}$<\/tex><\/formula> CMOS SoC of a front-end hardware platform for DVD-multi recorders","author":"jooseon","year":"0","journal-title":"Dig Tech Papers Int Conf Consum Electron (ICCE 2005)"},{"key":"ref13","first-page":"458","article-title":"a dsp based receiver for 1000 base-t phy","author":"runsheng","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC 2001) Dig Tech Papers"},{"key":"ref14","first-page":"iv-401","article-title":"1000 base-t gigabit ethernet baseband dsp ic design","volume":"4","author":"lin","year":"0","journal-title":"Proc 2004 Int Symp Circuits Syst (ISCAS '04)"},{"key":"ref15","first-page":"228","article-title":"a 7.5 gb\/s 10-tap dfe receiver with first tap partial response, spectrally gated adaptation, and 2nd-order data-filtered cdr","author":"leibowitz","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"2885","DOI":"10.1109\/JSSC.2006.884342","article-title":"A 10-Gb\/s 5-Tap DFE\/4-Tap FFE transceiver in 90-nm CMOS technology","volume":"41","author":"bulzacchelli","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref17","first-page":"166","article-title":"a fractional-sampling-rate adc-based cdr with feedforward architecture in 65 nm cmos","author":"tyschenko","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","first-page":"168","article-title":"a 5 gb\/s transceiver with an adc-based feedforward cdr and cma adaptive equalizer in 65 nm cmos","author":"yamaguchi","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","first-page":"268","article-title":"a 7.5-gs\/s 3.8-enob 52-mw flash adc with clock duty cycle control in 65 nm cmos","author":"chung","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346611"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249443"},{"key":"ref6","first-page":"370","article-title":"a 500 mw digitally calibrated afe in 65 nm cmos for 10 gb\/s serial links over backplane and multimode fiber","author":"cao","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"436","article-title":"a 12.5 gb\/s serdes in 65 nm cmos using a baud-rate adc with digital receiver equalization and clock recovery","author":"harwood","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","article-title":"will adcs overtake binary front-ends in backplane signaling?","author":"sheikholeslami","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006232"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.987081"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838009"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875302"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280767"},{"key":"ref47","first-page":"131","article-title":"a 125-mhz cmos mixed-signal equalizer for gigabit ethernet on copper wire","author":"lee","year":"2001","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883317"},{"key":"ref41","first-page":"228","article-title":"a 40 gb\/s cdr with adaptive decision-point control using eye-opening-monitor feedback","author":"noguchi","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819084"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001871"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5592146\/05582164.pdf?arnumber=5582164","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:04Z","timestamp":1633913164000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5582164\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":59,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2010.2071431","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,9]]}}}