{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T08:57:12Z","timestamp":1775120232601,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/tcsi.2010.2071470","type":"journal-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T20:39:18Z","timestamp":1289421558000},"page":"3048-3054","source":"Crossref","is-referenced-by-count":33,"title":["Nonclassical Channel Design in MOSFETs for Improving OTA Gain-Bandwidth Trade-Off"],"prefix":"10.1109","volume":"57","author":[{"given":"Abhinav","family":"Kranti","sequence":"first","affiliation":[]},{"given":"G. Alastair","family":"Armstrong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2006.02.012"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/66.778209"},{"key":"ref12","first-page":"637","article-title":"16 nm planar nmosfet manufacturable within state-of-the-art cmos process thanks to specific design and optimization","author":"boeuf","year":"2001","journal-title":"IEDM Tech Dig"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175825"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796818"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2016441"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2005.1563579"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2021438"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/LED.2008.2009008","article-title":"first internal spacers' introduction in record high <formula formulatype=\"inline\"><tex notation=\"tex\">$i_{\\rm on} \/ i_{\\rm off}$<\/tex><\/formula> tin\/hfo<formula formulatype=\"inline\"><tex notation=\"tex\">$_{2}$<\/tex> <\/formula> gate multichannel mosfet satisfying both high-performance and low standby power requirements","volume":"30","author":"bernard","year":"2009","journal-title":"IEEE Electron Device Lett"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2007.4286119"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.920281"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.850777"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.880372"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2003.12.014"},{"key":"ref6","year":"2006","journal-title":"Low capacitance FET for operation at subthreshold voltages"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2008.06.051"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.44.2340"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"409","DOI":"10.1088\/0268-1242\/21\/4\/002","article-title":"performance assessment of nanoscale double and triple gate finfets","volume":"21","author":"kranti","year":"2006","journal-title":"Semicond Sci Technol"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2004.1391612"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1987.26677"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1088\/0268-1242\/23\/7\/075049","article-title":"6-t sram cell design with nanoscale double gate soi mosfets: impact of source\/drain engineering and circuit topology","volume":"23","author":"rashmi","year":"2008","journal-title":"Semicond Sci Technol"},{"key":"ref1","year":"0","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/9780470033715"},{"key":"ref22","year":"2006","journal-title":"ATLAS device simulation software"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.908596"},{"key":"ref24","first-page":"3308","article-title":"improving <formula formulatype=\"inline\"> <tex notation=\"tex\">${\\rm f}_{\\rm max} \/{\\rm f}_{\\rm t}$<\/tex><\/formula> ratio in finfets using source\/drain extension region engineering","volume":"54","author":"kranti","year":"2007","journal-title":"Electron Lett"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.889239"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.810471"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"1215","DOI":"10.1016\/S0038-1101(02)00020-5","article-title":"analog circuit design using graded-channel silicon-on-insulator nmosfets","volume":"46","author":"pavanello","year":"2002","journal-title":"Solid-State Electron"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5667090\/05617319.pdf?arnumber=5617319","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:56Z","timestamp":1633913096000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5617319\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":29,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2010.2071470","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,12]]}}}