{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,6]],"date-time":"2023-10-06T03:16:23Z","timestamp":1696562183064},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/tcsi.2010.2071670","type":"journal-article","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T15:45:38Z","timestamp":1285775138000},"page":"2269-2278","source":"Crossref","is-referenced-by-count":9,"title":["47% Power Reduction and 91% Area Reduction in Inductive-Coupling Programmable Bus for NAND Flash Memory Stacking"],"prefix":"10.1109","volume":"57","author":[{"given":"Mitsuko","family":"Saito","sequence":"first","affiliation":[]},{"given":"Yoichi","family":"Yoshida","sequence":"additional","affiliation":[]},{"given":"Noriyuki","family":"Miura","sequence":"additional","affiliation":[]},{"given":"Hiroki","family":"Ishikuro","sequence":"additional","affiliation":[]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357251"},{"key":"ref11","first-page":"264","article-title":"a 2.5 gb\/s\/ch inductive-coupling transceiver for non-contact memory card","author":"kawai","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.905187"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2015209"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886554"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493970"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523175"},{"key":"ref5","first-page":"264","article-title":"a 0.14 pj\/b inductive-coupling inter-chip data transceiver with digitally-controlled precise pulse shaping","author":"miura","year":"2007","journal-title":"Dig Tech Papers ISSCC"},{"key":"ref8","first-page":"246","article-title":"analysis and design of transceiver circuit and inductor layout for inductive inter-chip wireless superconnect","author":"miura","year":"2004","journal-title":"Dig Tech Papers Symp VLSI Circuits"},{"key":"ref7","first-page":"131","article-title":"interference from power\/signal lines and to sram circuits in 65 nm cmos inductive-coupling link","author":"niitsu","year":"2007","journal-title":"ASSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332634"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977399"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358746"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5592146\/05582165.pdf?arnumber=5582165","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:13Z","timestamp":1633913113000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5582165\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":13,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2010.2071670","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,9]]}}}