{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:36:47Z","timestamp":1761647807461},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/tcsi.2010.2072130","type":"journal-article","created":{"date-parts":[[2010,11,18]],"date-time":"2010-11-18T21:12:44Z","timestamp":1290114764000},"page":"264-275","source":"Crossref","is-referenced-by-count":10,"title":["A Discrete-Time Model for the Design of Type-II PLLs With Passive Sampled Loop Filters"],"prefix":"10.1109","volume":"58","author":[{"given":"Kevin J.","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ian","family":"Galton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/31.14463"},{"key":"ref11","author":"crawford","year":"1994","journal-title":"Frequency Synthesizer Handbook"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.735547"},{"key":"ref13","author":"proakis","year":"2006","journal-title":"Digital Signal Processing Principles Algorithms and Applications"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819138"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005716"},{"key":"ref6","article-title":"phase noise cancellation for a <ref_formula> <tex notation=\"tex\">$\\sigma \\delta$<\/tex><\/ref_formula> fractional-n pll employing a sample-and-hold element","author":"liu","year":"2005","journal-title":"Proc Asia-Pacific Microwave Conf (APMC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870894"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831598"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"855","DOI":"10.1109\/JSSC.2003.811874","article-title":"a fast switching pll frequency synthesizer with an on-chip passive discrete-time loop filter in 0.25- <ref_formula><tex notation=\"tex\">$\\mu\\hbox{m}$<\/tex> <\/ref_formula> cmos","volume":"38","author":"zhang","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545492"},{"key":"ref9","author":"galton","year":"2003","journal-title":"Phase-Locking in High-Performance Systems From Devices to Architectures"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5702426\/05634143.pdf?arnumber=5634143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:12Z","timestamp":1633913112000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5634143\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":13,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2010.2072130","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,2]]}}}