{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T07:03:38Z","timestamp":1648710218082},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/tcsi.2010.2072190","type":"journal-article","created":{"date-parts":[[2010,11,23]],"date-time":"2010-11-23T21:02:52Z","timestamp":1290546172000},"page":"441-450","source":"Crossref","is-referenced-by-count":7,"title":["Power Optimization of an 11.75-Gb\/s Combined Decision Feedback Equalizer and Clock Data Recovery Circuit in 0.18-$\\mu\\hbox{m}$ CMOS"],"prefix":"10.1109","volume":"58","author":[{"given":"Lijun","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael M.","family":"Green","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493872"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.868047"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.918913"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806284"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.890309"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705376"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205937"},{"key":"ref19","author":"cao","year":"2005","journal-title":"Clock multiplier unit and clock data recovery circuit for 10 Gb\/s broadband communication in 0 18 CMOS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857354"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"2885","DOI":"10.1109\/JSSC.2006.884342","article-title":"A 10-Gb\/s 5-tap DFE\/4-tap FFE transceiver in 90-nm CMOS technology","volume":"41","author":"bulzacchelli","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","first-page":"92","article-title":"a 20 gb\/s adaptive equalizer in 0.13 <ref_formula> <tex notation=\"tex\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> cmos technology","author":"lee","year":"2006","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494002"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856584"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493868"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031021"},{"key":"ref9","first-page":"64","article-title":"a 0.6 to 9.6 gb\/s binary backplane transceiver core in 0.13 <ref_formula><tex notation=\"tex\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> cmos","author":"krishna","year":"2005","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","first-page":"366","article-title":"a 78 mw 11.8 gb\/s serial link transceiver with adaptive rx equalization and baud-rate cdr in 32 nm cmos","author":"spagna","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373378"},{"key":"ref21","first-page":"180","article-title":"a scalable 3.6-to-5.2 mw 5-to-10 gb\/s 4-tap dfe in 32 nm cmos","author":"chen","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5719221\/05639059.pdf?arnumber=5639059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:13Z","timestamp":1633913113000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5639059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":21,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2010.2072190","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,3]]}}}