{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:49:39Z","timestamp":1742381379859},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/tcsi.2010.2073832","type":"journal-article","created":{"date-parts":[[2010,12,9]],"date-time":"2010-12-09T14:54:38Z","timestamp":1291906478000},"page":"529-538","source":"Crossref","is-referenced-by-count":8,"title":["A Cost-Efficient L1\u2013L2 Multicore Interconnect: Performance, Power, and Area Considerations"],"prefix":"10.1109","volume":"58","author":[{"given":"Amit","family":"Golander","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nadav","family":"Levison","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omer","family":"Heymann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Briskman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark J.","family":"Wolski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric F.","family":"Robinson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0685"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1341312.1341325"},{"key":"ref13","year":"0","journal-title":"Standard Performance Evaluation"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240642"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/81.788810"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/81.841927"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821550"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated- <ref_formula><tex notation=\"tex\">${\\rm v}_{\\rm dd}$<\/tex> <\/ref_formula>: a circuit technique to reduce leakage in cache memories","author":"powell","year":"2000","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref4","first-page":"96","article-title":"westmere: a family of 32 nm ia processors","author":"kurd","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref3","first-page":"1","article-title":"niagara 2 opens the floodgates","author":"mcghan","year":"2006","journal-title":"Microprocess Rep"},{"key":"ref6","author":"ganapati","year":"2009","journal-title":"New Processor Will Feature 100 Cores"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.9"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744361"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2009.2036980"},{"key":"ref2","first-page":"3","article-title":"multi-core to the masses","author":"rattner","year":"2005","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref20","first-page":"42","article-title":"low-power fpga using pre-defined dual- <ref_formula><tex notation=\"tex\">${\\rm v}_{\\rm dd}$<\/tex><\/ref_formula>\/dual- <ref_formula> <tex notation=\"tex\">${\\rm vt}$<\/tex><\/ref_formula> fabrics","author":"li","year":"2004","journal-title":"Proc 12th Int Symp Field Programmable Gate Arrays"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232010"},{"key":"ref21","author":"alpert","year":"2009","journal-title":"Handbook of Algorithms for Physical Design Automation"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2020930"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1999.1599"},{"key":"ref25","first-page":"104","article-title":"a wire-speed power processor: 2.3 ghz 45 nm soi with 16 cores and 64 threads","author":"johnson","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5719221\/05644727.pdf?arnumber=5644727","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:10Z","timestamp":1633913170000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5644727\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":25,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2010.2073832","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,3]]}}}