{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T12:38:32Z","timestamp":1777639112191,"version":"3.51.4"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/tcsi.2010.2091191","type":"journal-article","created":{"date-parts":[[2010,12,14]],"date-time":"2010-12-14T18:23:39Z","timestamp":1292351019000},"page":"3073-3081","source":"Crossref","is-referenced-by-count":48,"title":["A High-Speed, Energy-Efficient Two-Cycle Multiply-Accumulate (MAC) Architecture and Its Application to a Double-Throughput MAC Unit"],"prefix":"10.1109","volume":"57","author":[{"given":"Tung Thanh","family":"Hoang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Magnus","family":"Sjalander","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Per","family":"Larsson-Edefors","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"ercegovac","year":"2003","journal-title":"Digital Arithmetic"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCCON.2009.5398079"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223648"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002107"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052564"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692508"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744314"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"2848","DOI":"10.1109\/TCSI.2008.920098","article-title":"use of a variable wordlength technique in an ofdm receiver to reduce energy dissipation","volume":"55","author":"yoshizawa","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.485568"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.18614"},{"key":"ref6","first-page":"734","article-title":"an algorithmic approach for generic parallel adders","author":"liu","year":"2003","journal-title":"Proc IEEE Int Conf Comput Aided Des (ICCAD)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838019"},{"key":"ref8","first-page":"739","article-title":"A single-cycle <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$(32 \\times 32+32+64)$<\/tex><\/formula>-bit multiply\/accumulate unit for digital signal processing and public-key cryptography","author":"groschdl","year":"2008","journal-title":"Proc IEEE Int Conf Electron Circuits Syst (ICECS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1997.614884"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.863039"},{"key":"ref9","first-page":"3199","article-title":"high speed and area-efficient multiply accumulate (mac) unit for digital signal processing applications","author":"abdelgawad","year":"2007","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1961.287779"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2002.1012349"},{"key":"ref22","article-title":"Double throughput multiply-accumulate unit for FlexCore processor enhancements","author":"hoang","year":"2009","journal-title":"IEEE Int Symp Parallel Distrib Process (IPDPS) Reconfigurable Archit Workshop (RAW)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030364"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347894"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2023763"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0172-z"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5667090\/05661880.pdf?arnumber=5661880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:11Z","timestamp":1633909631000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5661880\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":25,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2010.2091191","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,12]]}}}