{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T12:45:15Z","timestamp":1762605915711},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/tcsi.2010.2092170","type":"journal-article","created":{"date-parts":[[2010,12,22]],"date-time":"2010-12-22T00:27:13Z","timestamp":1292977633000},"page":"1157-1166","source":"Crossref","is-referenced-by-count":27,"title":["A 10-bit 100-MS\/s 4.5-mW Pipelined ADC With a Time-Sharing Technique"],"prefix":"10.1109","volume":"58","author":[{"given":"Yen-Chuan","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tai-Cheng","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891683"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891718"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013761"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1109\/TCSII.2010.2040307","article-title":"A 10-bit 60-MS\/s low-power pipelined ADC with split-capacitor CDS technique","volume":"57","author":"lin","year":"2010","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916613"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.899449"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1989","DOI":"10.1109\/TCSI.2005.853251","article-title":"An 11 b 70-MHz 1.2- <ref_formula> <tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/ref_formula> 49-mW 0.18-um CMOS ADC with on-chip current\/voltage references","volume":"52","author":"cho","year":"2005","journal-title":"IEEE Trans Circuits Syst I"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.827555"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023158"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917470"},{"key":"ref4","first-page":"164","article-title":"A 50 MS\/s 9.9 mW pipelined ADC with 58 dB SNDR in 0.18 um CMOS using capacitive charge-pumps","author":"ahmed","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836232"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014705"},{"key":"ref6","first-page":"456","article-title":"A 4.7-mW 0.32 <ref_formula><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/ref_formula> 10 b 30 MS\/s pipelined ADC without a front-end S\/H in 90 nm CMOS","author":"jeon","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523151"},{"key":"ref8","first-page":"214","article-title":"A 90 nm CMOS 1.2 V 10 b power and speed programmable pipelined ADC with 0.5-pJ\/conversion-step","author":"geelen","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2092170"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977360"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373489"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908770"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873862"},{"key":"ref22","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022993"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891666"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914253"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2025408"},{"key":"ref25","first-page":"65","article-title":"10-bit 100 MS\/s CMOS Pipelined A\/D Converter with 0.59 pJ\/Conversion-Step","author":"kim","year":"2008","journal-title":"ASSCC Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5773659\/05671510.pdf?arnumber=5671510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:53Z","timestamp":1633909673000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5671510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":27,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2010.2092170","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]}}}