{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,7]],"date-time":"2025-10-07T05:38:13Z","timestamp":1759815493157},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/tcsi.2010.2097694","type":"journal-article","created":{"date-parts":[[2011,1,24]],"date-time":"2011-01-24T20:46:06Z","timestamp":1295901966000},"page":"1211-1224","source":"Crossref","is-referenced-by-count":10,"title":["Discrete-Time, Linear Periodically Time-Variant Phase-Locked Loop Model for Jitter Analysis"],"prefix":"10.1109","volume":"58","author":[{"given":"Socrates D.","family":"Vamvakos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Stojanovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"409","author":"leon-garcia","year":"1994","journal-title":"Probability and Random Processes for Electrical Engineering"},{"key":"ref32","author":"vamvakos","year":"2005","journal-title":"Analysis measurement and optimization of jitter in phase-locked loops"},{"key":"ref31","author":"proakis","year":"1992","journal-title":"Digital Signal Processing Principles Algorithms and Applications"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280745"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.834516"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.845184"},{"key":"ref12","first-page":"260","article-title":"Discrete z-domain analysis of high order phase locked loops","volume":"1","author":"lu","year":"0","journal-title":"Proc 2001 IEEE Int Symp Circuits Syst (ISCAS'01)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819120"},{"key":"ref14","first-page":"224","article-title":"Analyze PLLs with discrete-time modeling","author":"kovacs","year":"1991","journal-title":"Microw RF"},{"key":"ref15","author":"terrovitis","year":"0","journal-title":"Simulating the phase noise contribution of the divider in a phase lock loop"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852702"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681602"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"},{"key":"ref28","author":"kundert","year":"0","journal-title":"Modeling jitter in PLL-based frequency synthesizers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.807265"},{"key":"ref27","author":"kundert","year":"0","journal-title":"Predicting the phase noise and jitter of PLL-based frequency synthesizers"},{"key":"ref3","first-page":"235","author":"maneatis","year":"2001","journal-title":"Design of High-Performance Microprocessor Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803935"},{"key":"ref29","year":"2001","journal-title":"Affirma Verilog-A Language Reference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2039832"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/31.14463"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630011"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.409189"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.802347"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010474"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283691"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012890"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.838240"},{"key":"ref23","first-page":"25","article-title":"Modeling and simulation of jitter in phase-locked loops due to substrate noise","author":"kim","year":"0","journal-title":"Proc 2005 IEEE Int Behav Model Simul Workshop (BMAS)"},{"key":"ref26","year":"0","journal-title":"SpectreRF Simulation Option"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852704"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5773659\/05701671.pdf?arnumber=5701671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:25Z","timestamp":1633909585000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5701671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":33,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2010.2097694","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]}}}