{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:48:53Z","timestamp":1761662933597},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T00:00:00Z","timestamp":1312156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/tcsi.2011.2107171","type":"journal-article","created":{"date-parts":[[2011,2,11]],"date-time":"2011-02-11T21:42:38Z","timestamp":1297460558000},"page":"1785-1797","source":"Crossref","is-referenced-by-count":20,"title":["Novel Timing Yield Improvement Circuits for High-Performance Low-Power Wide Fan-In Dynamic OR Gates"],"prefix":"10.1109","volume":"58","author":[{"given":"Hassan","family":"Mostafa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Elmasry","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1109\/ASIC.2000.880705","article-title":"An energy-efficient leakage-tolerant dynamic circuit technique","author":"wang","year":"2000","journal-title":"Proc IEEE Int Conf ASIC\/SOC (ASIC\/SOC'00)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.911836"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20080070"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISICIR.2007.4441784"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918215"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920139"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918141"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.919747"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.900176"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996695"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.281"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.23"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016633"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537560"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856357"},{"key":"ref4","first-page":"332","article-title":"Clock-delayed Domino for adder and combinational logic design","author":"yee","year":"1996","journal-title":"Proc IEEE Int Conf Comput Des (ICCD'96)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2005.1590050"},{"key":"ref3","first-page":"1","year":"2000","journal-title":"Intel Pentium 4 1 4 GHz Review Part 1 Processor Architecture and Platform Overview"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"315","DOI":"10.1109\/ICECS.1999.812286","article-title":"A new 5-parameter MOS transitors mismatch model","author":"gotarredona","year":"1999","journal-title":"Proc IEEE Int Conf Electronics Circuits and Systems (ICECS)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568738"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.736656"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2037449"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025591"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.913702"},{"key":"ref22","first-page":"234","article-title":"Novel accurate wideband CMOS current conveyor","volume":"60","author":"mostafa","year":"2006","journal-title":"German Frequenz J Eng Telecommun"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379867"},{"key":"ref24","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits A Design Prespective"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.875184"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033528"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5961791\/05710606.pdf?arnumber=5710606","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:50Z","timestamp":1633909970000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5710606\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":34,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2011.2107171","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8]]}}}