{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,8]],"date-time":"2025-05-08T04:46:13Z","timestamp":1746679573482},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T00:00:00Z","timestamp":1312156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/tcsi.2011.2107271","type":"journal-article","created":{"date-parts":[[2011,2,16]],"date-time":"2011-02-16T19:23:45Z","timestamp":1297884225000},"page":"1933-1943","source":"Crossref","is-referenced-by-count":16,"title":["Low-Energy Asynchronous Interleaver for Clockless Fully Parallel LDPC Decoding"],"prefix":"10.1109","volume":"58","author":[{"given":"Naoya","family":"Onizawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent C.","family":"Gaudet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.24"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E92.C.867"},{"key":"ref32","first-page":"217","article-title":"3.2-Gb\/s 1024-b rate-1\/2 LDPC decoder chip using a flooding-type update-schedule algorithm","author":"onizawa","year":"2007","journal-title":"Proc IEEE Midwest Symp Circuits and Systems"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2010.2051434"},{"key":"ref30","article-title":"Fully parallel stochastic LDPC decoders","volume":"56","author":"tehrani","year":"2008","journal-title":"IEEE Trans Signal Process"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914075"},{"key":"ref36","first-page":"55","author":"dean","year":"1991","journal-title":"Advanced Research in VLSI"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3_2"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011360"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4234.1001666"},{"key":"ref40","first-page":"258","article-title":"A telecom baseband circuit based on an asynchronous network-on-chip","author":"lattard","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864133"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.916606"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916610"},{"key":"ref14","first-page":"446","article-title":"A 135 Mb\/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes","author":"urard","year":"2005","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.922024"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2018915"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1109\/TCSI.2009.2019395","article-title":"Programmable architecture for flexi-mode QC-LDPC decoder supporting wireless LAN\/MAN applications and beyond","volume":"57","author":"bao","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.987093"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965981"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042255"},{"key":"ref4","year":"2004","journal-title":"IEEE 802 3an Task Force"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046957"},{"key":"ref3","year":"2006","journal-title":"IEEE Standard for Local and Metropolian Area Networks"},{"key":"ref6","year":"0","journal-title":"The IEEE 802 11n Working Group"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030217"},{"key":"ref5","year":"2004","journal-title":"Draft European Telecommunication Standards Institute"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2002.1188418"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/18.910572"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/26.990903"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666498"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2005.1541597"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117927"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2007.07.003"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/92.736128"},{"key":"ref21","first-page":"459","article-title":"A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-um CMOS","author":"darabiha","year":"2007","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.4.581"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.905328"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e89-c.11.1598"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465805"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874308"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118296"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E93.D.2089"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.926995"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8919\/5961791\/05712175.pdf?arnumber=5712175","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:50Z","timestamp":1633909970000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5712175\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":47,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2011.2107271","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8]]}}}